US20030182528A1 - Single-chip microcomputer - Google Patents
Single-chip microcomputer Download PDFInfo
- Publication number
- US20030182528A1 US20030182528A1 US10/390,763 US39076303A US2003182528A1 US 20030182528 A1 US20030182528 A1 US 20030182528A1 US 39076303 A US39076303 A US 39076303A US 2003182528 A1 US2003182528 A1 US 2003182528A1
- Authority
- US
- United States
- Prior art keywords
- memory macros
- cpu
- addresses
- data
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1647—Handling requests for interconnection or transfer for access to memory bus based on arbitration with interleaved bank access
Definitions
- This invention relates to a method of distributing a read clock in a single-chip microcomputer having memory macros placed on a chip.
- FIG. 6 illustrates a prior-art example of the layout of a single-chip microcomputer circuit in which a CPU and a plurality of flash ROMs are placed on a chip.
- the circuit has a CPU 1 , a plurality of flash ROM macros 2 - 1 to 2 - 4 for storing programs, and an interleave controller 3 for exercising control when a fetch bus is interleaved.
- the CPU 1 and interleave controller 3 run on an externally applied system clock.
- the latter is supplied via a clock tree deployed on the chip. Clock skew of the clock supplied to each of the circuit devices by the clock tree is held within a certain limits.
- the flash ROMs 2 - 1 to 2 - 4 operate at a speed lower than the operating speed of, e.g., the CPU 1 .
- the usual practice is to adopt an interleave configuration and operate the plurality of flash ROMs 2 - 1 to 2 - 4 alternately, whereby an apparent operating speed equivalent to that of the CPU 1 can be obtained.
- Clocks obtained by frequency-dividing the system clock in the interleave controller 3 are used as read clocks supplied to the flash ROMs 2 - 1 to 2 - 4 at this time.
- FIG. 7 is a block diagram illustrating the structure of a conventional single-chip microcomputer circuit in a case where the circuit has two flash ROMs 2 - 1 and 2 - 2 , the former on an odd-numbered side and the latter on an even-numbered side.
- the CPU 1 is connected to the flash ROMs 2 - 1 and 2 - 2 via the interleave controller 3 .
- the CPU 1 outputs addresses for fetching programs that have been stored in the flash ROMs 2 - 1 and 2 - 2 and for accessing data, a control signal for controlling the status of the fetch bus and a control signal for controlling clock status and generating a clock. These addresses and signals are output to the interleave controller 3 .
- data that has been read out of the flash ROM 2 - 1 on the odd-numbered side and the flash ROM 2 - 1 on the even-numbered side is output as a data signal from the interleave controller 3 to the CPU 1 while the interleave controller 3 switches between these items of data alternately.
- addresses that have been reconstructed within the interleave controller 3 in accordance with the flash ROM 2 - 1 on the odd-numbered side and the flash ROM 2 - 1 on the even-numbered side based upon the address data from the CPU 1 are output to the flash ROM 2 - 1 on the odd-numbered side and the flash ROM 2 - 1 on the even-numbered side, respectively.
- the interleave controller 3 generates and supplies the read clocks for both the flash ROM 2 - 1 on the odd-numbered side and the flash ROM 2 - 1 on the even-numbered side.
- Data that has been read out of the flash ROMs 2 - 1 and 2 - 2 in sync with the read clocks from the interleave controller 3 are output from the flash ROMs 2 - 1 and 2 - 2 to the interleave controller 3 .
- FIG. 8 is a block diagram illustrating the structure of a conventional single-chip microcomputer circuit in a case where two sets of flash ROMs are adopted to conform to the layout of FIG. 6. This arrangement is similar to that of FIG. 7 except for the fact that two sets of flash ROMs ( 2 - 1 to 2 - 4 ) are disposed on the chip.
- the interleave controller 3 runs on a system clock whose frequency is the same as that of the CPU 1 using the control signal from the CPU 1 . It is required, therefore, that set-up time and hold time of the signals be satisfied between the CPU 1 and interleave controller 3 . As an operating frequency rises, however, the margin for set-up time diminishes. In a case where operating frequency is raised, therefore, the interleave controller 3 is placed close to the CPU 1 .
- the interleave controller 3 provides address signals, which are reconstructed using the control signal from the CPU 1 , generates the read clocks and supplies the address signals and read clocks to the flash ROMs 2 - 1 to 2 - 4 .
- the flash ROMs 2 - 1 to 2 - 4 occupy a large area, there is a limitation with regard to their positioning on the chip.
- the clock-input pins of each of the flash ROMs 2 - 1 to 2 - 4 are limited to a single location. After the placement of the flash ROMs 2 - 1 to 2 - 4 on the chip is decided, therefore, wiring is performed in such a manner that the read clocks from the interleave controller 3 to the flash ROMs 2 - 1 to 2 - 4 will be supplied directly to the flash ROMs over the shortest path. Thus it is so arranged that read-clock skew of each of the flash ROMs 2 - 1 to 2 - 4 will be held within fixed limits.
- FIG. 9 is a time chart illustrating the status of a conventional single-chip microcomputer at the time of a continuous fetch operation. The operation of this prior-art example will be described with reference to FIGS. 6 to 9 .
- a clock tree extends through a single-chip microcomputer and serves to hold skew between the clocks of a system clock (a) to within fixed limits.
- the interleave controller 3 uses the system clock (a), the interleave controller 3 generates both a read clock (d) for flash ROMs 2 - 2 , 2 - 4 on the even side and a read clock (g) for flash ROMs 2 - 1 , 2 - 3 on the odd side. These clocks are supplied to the flash ROMs over the shortest distances. Though wiring is implemented over the shortest distances, wiring of a certain length is nevertheless required from the interleave controller 3 to the flash ROMs 2 - 1 to 2 - 4 .
- wiring delay As a consequence, by the time the read clocks from the interleave controller 3 arrive at the clock input pins of the flash ROMs 2 - 1 to 2 - 4 , they sustain a delay (referred to as “wiring delay”) ascribable to wiring length, as illustrated in FIG. 9.
- the read clocks for the flash ROM macros are generated by the interleave controller 3 and are supplied to the flash ROM macros by the routing of wiring traces. Therefore, in addition to output delay at the flash ROMs 2 - 1 to 2 - 4 , wiring delay caused by the wiring also occurs. This delay due to wiring is the sum of delay of the read clock that triggers the output of the data and delay until the data arrives at the CPU 1 after being output. Such delay has a major influence upon the limit of the fetch operating frequency of the CPU 1 .
- a method considered to deal with one of these delay factors, namely output delay of the flash ROMs 2 - 1 to 2 - 4 , is to increase the number of flash ROMs from which parallel read-out is possible.
- wiring delay of the data up to its arrival at the CPU 1 following output of the data from the flash ROMs cannot be avoided, a technique that will not cause a delay in the output of the data is required.
- an object of the present invention is to provide means for eliminating wiring delay to the maximum extent, thereby preventing the operating frequency of a single-chip microcomputer from declining in dependence upon the layout on the chip.
- the foregoing object is attained by providing a single-chip microcomputer in which a plurality of memory macros in an interleaved arrangement are placed on a chip, the microcomputer having a dedicated read clock generating circuit, to which a system clock is input directly, disposed in close proximity to each of the plurality of memory macros, wherein read clocks generated by the dedicated read clock generating circuit are supplied to respective ones of the plurality of memory macros.
- Each read clock generating circuit ideally is placed close to a clock-input pin of the corresponding memory macro. Further, a system clock supplied to a CPU is supplied directly to each read clock signal generating circuit, and read clocks synchronized to the system clock are supplied to respective ones of the memory macros. At this time the operating clock of the memory macros is obtained by frequency dividing the system clock supplied to the CPU.
- the read clock that results in output of data does not sustain a delay ascribable to wiring.
- data read-out timing can be advanced commensurately, enabling use of a system clock having a higher frequency.
- the operating frequency of the single-chip microcomputer can be raised and a higher processing speed becomes possible.
- FIG. 1 is a diagram illustrating the circuit layout of a single-chip microcomputer according to an embodiment of the present invention
- FIG. 2 is a block diagram illustrating an example of the circuit structure of a single-chip microcomputer according to the embodiment
- FIG. 3 is a block diagram illustrating another example of the circuit structure of a single-chip microcomputer according to the embodiment.
- FIG. 4 is a schematic view illustrating the relationship between the inputs and output of a read clock generating circuit used in this embodiment
- FIG. 5 is a time chart illustrating the status of the conventional single-chip microcomputer at the time of a consecutive fetch operation in this embodiment
- FIG. 6 is a diagram illustrating the circuit layout of a single-chip microcomputer according to the prior art
- FIG. 7 is a block diagram illustrating an example of the structure of a single-chip microcomputer circuit according to the prior art
- FIG. 8 is a block diagram illustrating another example of the structure of a single-chip microcomputer circuit according to the prior art
- FIG. 9 is a time chart illustrating the status of a prior-art single-chip microcomputer at the time of a consecutive fetch operation.
- FIG. 10 is a time chart illustrating the status of a prior-art single-chip microcomputer when a high-speed system clock is used in a consecutive fetch operation.
- FIG. 1 is a diagram illustrating the circuit layout of a single-chip microcomputer according to a preferred embodiment of the present invention.
- this single-chip microcomputer is similar to that of the prior art in that the microcomputer has the CPU 1 , the plurality of flash ROM macros 2 - 1 to 2 - 4 for storing programs, and an interleave controller 3 for exercising control when a fetch bus is interleaved.
- read clock generating circuits 4 - 1 to 4 - 4 for supplying respective ones of the flash ROM macros 2 - 1 to 2 - 4 with read clocks obtained by frequency-dividing the system clock are provided in close proximity to the clock input pins of the flash ROMs 2 - 1 to 2 - 4 , respectively.
- the interleave controller 3 runs on a system clock whose frequency is the same as that of the CPU 1 using the control signal from the CPU 1 . It is required, therefore, that set-up time and hold time of the signals be satisfied between the CPU 1 and interleave controller 3 . As an operating frequency rises, however, the margin for set-up time diminishes. In a case where operating frequency is raised, therefore, the interleave controller 3 is placed close to the CPU 1 .
- the flash ROMs 2 - 1 to 2 - 4 occupy a large area, there is a limitation with regard to their positioning on the chip.
- the clock-input pins of each of the flash ROMs 2 - 1 to 2 - 4 are limited to a single location. According to the present invention, therefore, the read clock generating circuits 4 - 1 to 4 - 4 , which frequency-divide the system clock, are placed very close to these clock input pins after the layout of the flash ROMs 2 - 1 to 2 - 4 is decided.
- the CPU 1 , interleave controller 3 and read clock generating circuits 4 - 1 to 4 - 4 are operated by the externally applied system clock.
- the latter operates through a clock tree extending through chip, and clock skew of the clock pulses is made to fall within fixed limits by the clock tree.
- the flash ROMs 2 - 1 to 2 - 4 operate at a speed lower than the operating speed of the CPU 1 , etc.
- an interleave configuration is adopted and the plurality of flash ROMs 2 - 1 to 2 - 4 are operated alternately, whereby an apparent operating speed equivalent to that of the CPU 1 can be obtained.
- Clocks obtained by frequency-dividing the system clock by the read clock generating circuits 4 - 1 to 4 - 4 are used as the clocks supplied to the flash ROMs 2 - 1 to 2 - 4 at this time.
- FIG. 2 is a block diagram illustrating the structure of the single-chip microcomputer circuit of this embodiment in a case where the circuit has two flash ROMs 2 - 1 and 2 - 2 , the former on an odd-numbered side and the latter on an even-numbered side.
- the flash ROMs 2 - 1 and 2 - 2 for storing programs
- the CPU 1 the interleave controller 3 for performing control when the fetch bus has an interleave configuration
- the read clock generating circuits 4 - 1 and 4 - 2 for generating the read clocks of the flash memories 2 - 1 and 2 - 2 , respectively.
- the CPU 1 outputs addresses for fetching programs that have been stored in the flash ROMs 2 - 1 and 2 - 2 and for accessing data, and a control signal for controlling the status of the fetch bus. These addresses and signal are output to the interleave controller 3 . Data that has been read out of the flash ROM 2 - 1 on the odd-numbered side and the flash ROM 2 - 1 on the even-numbered side is output as a data signal from the interleave controller 3 to the CPU 1 while the interleave controller 3 switches between these items of data alternately.
- the interleave controller 3 internally reconstructs addresses corresponding to the flash ROM 2 - 1 on the odd-numbered side and the flash ROM 2 - 1 on the even-numbered side and outputs these as addresses for accessing the flash ROM 2 - 1 on the odd-numbered side and the flash ROM 2 - 1 on the even-numbered side.
- the read clock generating circuits 4 - 1 and 4 - 2 supply the flash ROMs 2 - 1 and 2 - 2 , respectively, with the read clocks, which are obtained by frequency-dividing the system clock.
- the CPU 1 controls the status of the clocks in the read clock generating circuits 4 - 1 and 4 - 2 and outputs a control signal for generating the read clocks.
- FIG. 3 is a block diagram illustrating the structure of a conventional single-chip microcomputer circuit according to this embodiment in a case where two sets of flash ROMs are adopted to conform to the circuit layout of FIG. 1. This arrangement is similar to that of FIG. 2 except for the fact that two sets of flash ROMs ( 2 - 1 to 2 - 4 ) are disposed on the chip.
- FIG. 4 is a schematic view illustrating the relationship between the inputs and output of the read clock generating circuits 4 - 1 and 4 - 2 used in this embodiment.
- the read clock generating circuits 4 - 1 and 4 - 2 divide the frequency of the system clock and change the clock cycle as necessary.
- the system clock, an address signal for identifying odd and even addresses, a flash-ROM chip select signal and a signal for discriminating the reconstructed state of an address as by a jump instruction are input to each of the read clock generating circuits 4 - 1 and 4 - 2 . If the flash ROM data is 4-byte data, then the address signal for identifying odd and even addresses may employ an address signal that is the third bit from the least significant.
- the address signal for identifying odd and even addresses, the flash-ROM chip select signal and the signal for discriminating the reconstructed state of an address as by a jump instruction are input as control signals from the CPU 1 .
- a clock having a cycle obtained by frequency dividing the system clock is output as the read clock.
- the cycle of the read clock is lengthened.
- FIG. 5 is a time chart illustrating the status of the single-chip microcomputer of this embodiment at the time of a consecutive fetch operation. Operation of this embodiment will be described with reference to FIGS. 2 and 5.
- the clock tree is wired through the single-chip microcomputer and serves to hold skew between the clocks of a system clock (a) to within fixed limits.
- the read clock generating circuits 4 - 1 and 4 - 2 supply the flash ROM macros with a read clock (d) for the flash ROMs on the even side and a read clock (g) for the flash ROMs on the odd side while holding delay of both read clocks to the minimum.
- two flash ROMs are provided.
- the present invention is applicable also in a case where there are four flash ROMs, as shown in FIG. 3, or in a case where the number of flash ROMs is 2 ⁇ n.
- the invention is applicable also to other memory (ROM or RAM, etc.) macro configurations in which interleaving is adopted and a memory is accessed using a frequency-divided clock.
- dedicated read clock generating circuits for respective ones of flash ROMs are disposed in close proximity to the clock input terminals of the flash ROMs in a single-chip microcomputer having a plurality of flash ROM macros. This makes it possible to minimize delay of the read clocks ascribable to wiring and to prevent the operating frequency of the single-chip microcomputer from declining in dependence upon the macro layout.
Abstract
Description
- This invention relates to a method of distributing a read clock in a single-chip microcomputer having memory macros placed on a chip.
- FIG. 6 illustrates a prior-art example of the layout of a single-chip microcomputer circuit in which a CPU and a plurality of flash ROMs are placed on a chip. Specifically, the circuit has a
CPU 1, a plurality of flash ROM macros 2-1 to 2-4 for storing programs, and aninterleave controller 3 for exercising control when a fetch bus is interleaved. - The
CPU 1 andinterleave controller 3 run on an externally applied system clock. The latter is supplied via a clock tree deployed on the chip. Clock skew of the clock supplied to each of the circuit devices by the clock tree is held within a certain limits. - The flash ROMs2-1 to 2-4 operate at a speed lower than the operating speed of, e.g., the
CPU 1. In order to raise the operating speed of a single-chip microcomputer, therefore, the usual practice is to adopt an interleave configuration and operate the plurality of flash ROMs 2-1 to 2-4 alternately, whereby an apparent operating speed equivalent to that of theCPU 1 can be obtained. Clocks obtained by frequency-dividing the system clock in theinterleave controller 3 are used as read clocks supplied to the flash ROMs 2-1 to 2-4 at this time. - FIG. 7 is a block diagram illustrating the structure of a conventional single-chip microcomputer circuit in a case where the circuit has two flash ROMs2-1 and 2-2, the former on an odd-numbered side and the latter on an even-numbered side.
- The
CPU 1 is connected to the flash ROMs 2-1 and 2-2 via theinterleave controller 3. In the connection between theCPU 1 and theinterleave controller 3, theCPU 1 outputs addresses for fetching programs that have been stored in the flash ROMs 2-1 and 2-2 and for accessing data, a control signal for controlling the status of the fetch bus and a control signal for controlling clock status and generating a clock. These addresses and signals are output to theinterleave controller 3. At the time of consecutive access, data that has been read out of the flash ROM 2-1 on the odd-numbered side and the flash ROM 2-1 on the even-numbered side is output as a data signal from theinterleave controller 3 to theCPU 1 while theinterleave controller 3 switches between these items of data alternately. - In the connections between the
interleave controller 3 and the flash ROMs 2-1 and 2-2, addresses that have been reconstructed within theinterleave controller 3 in accordance with the flash ROM 2-1 on the odd-numbered side and the flash ROM 2-1 on the even-numbered side based upon the address data from theCPU 1 are output to the flash ROM 2-1 on the odd-numbered side and the flash ROM 2-1 on the even-numbered side, respectively. Further, theinterleave controller 3 generates and supplies the read clocks for both the flash ROM 2-1 on the odd-numbered side and the flash ROM 2-1 on the even-numbered side. Data that has been read out of the flash ROMs 2-1 and 2-2 in sync with the read clocks from theinterleave controller 3 are output from the flash ROMs 2-1 and 2-2 to theinterleave controller 3. - FIG. 8 is a block diagram illustrating the structure of a conventional single-chip microcomputer circuit in a case where two sets of flash ROMs are adopted to conform to the layout of FIG. 6. This arrangement is similar to that of FIG. 7 except for the fact that two sets of flash ROMs (2-1 to 2-4) are disposed on the chip.
- In these conventional circuit arrangements, the
interleave controller 3 runs on a system clock whose frequency is the same as that of theCPU 1 using the control signal from theCPU 1. It is required, therefore, that set-up time and hold time of the signals be satisfied between theCPU 1 andinterleave controller 3. As an operating frequency rises, however, the margin for set-up time diminishes. In a case where operating frequency is raised, therefore, theinterleave controller 3 is placed close to theCPU 1. Theinterleave controller 3 provides address signals, which are reconstructed using the control signal from theCPU 1, generates the read clocks and supplies the address signals and read clocks to the flash ROMs 2-1 to 2-4. - Since the flash ROMs2-1 to 2-4 occupy a large area, there is a limitation with regard to their positioning on the chip. In addition, the clock-input pins of each of the flash ROMs 2-1 to 2-4 are limited to a single location. After the placement of the flash ROMs 2-1 to 2-4 on the chip is decided, therefore, wiring is performed in such a manner that the read clocks from the
interleave controller 3 to the flash ROMs 2-1 to 2-4 will be supplied directly to the flash ROMs over the shortest path. Thus it is so arranged that read-clock skew of each of the flash ROMs 2-1 to 2-4 will be held within fixed limits. - Other signals to be connected are also wired so as to avoid roundabout paths, thereby evening out skew.
- FIG. 9 is a time chart illustrating the status of a conventional single-chip microcomputer at the time of a continuous fetch operation. The operation of this prior-art example will be described with reference to FIGS.6 to 9.
- A clock tree extends through a single-chip microcomputer and serves to hold skew between the clocks of a system clock (a) to within fixed limits.
- Using the system clock (a), the
interleave controller 3 generates both a read clock (d) for flash ROMs 2-2, 2-4 on the even side and a read clock (g) for flash ROMs 2-1, 2-3 on the odd side. These clocks are supplied to the flash ROMs over the shortest distances. Though wiring is implemented over the shortest distances, wiring of a certain length is nevertheless required from theinterleave controller 3 to the flash ROMs 2-1 to 2-4. As a consequence, by the time the read clocks from theinterleave controller 3 arrive at the clock input pins of the flash ROMs 2-1 to 2-4, they sustain a delay (referred to as “wiring delay”) ascribable to wiring length, as illustrated in FIG. 9. - Further, though read-out of data from the flash ROMs2-1 to 2-4 starts in sync with the rising edges of the read clocks input to the flash ROMs 2-1 to 2-4, there is a large output delay with regard to the flash ROMs 2-1 to 2-4, as depicted in FIG. 9. Consequently, the moment at which read-out data Dn of address An designated by clock cycle (1) is finalized slides to clock cycle (2), as a result of which a further delay (wiring delay) ascribable to wiring length is inflicted upon signals from the output ends of the flash ROMs 2-1 to 2-4 to the
CPU 1. - Accordingly, on the side of
CPU 1, operation is so adapted that data at the address designated in clock cycle (I) is sampled at the rising edge of clock cycle (3) and data at the address designated in clock cycle (2) is sampled at the rising edge of clock cycle (4), as shown in FIG. 9. If the cycle of the system clock shortens, however, it becomes difficult to assure set-up time at the sampling points of theCPU 1 on these occasions as well. - Thus, with the prior art described above, the read clocks for the flash ROM macros are generated by the
interleave controller 3 and are supplied to the flash ROM macros by the routing of wiring traces. Therefore, in addition to output delay at the flash ROMs 2-1 to 2-4, wiring delay caused by the wiring also occurs. This delay due to wiring is the sum of delay of the read clock that triggers the output of the data and delay until the data arrives at theCPU 1 after being output. Such delay has a major influence upon the limit of the fetch operating frequency of theCPU 1. - For example, if the fetch operating frequency of the
CPU 1 rises, a situation occurs in which the data at the address designated in the clock cycle (1) can no longer be sampled at the rising edge of the clock cycle (3) because the data will not yet have arrived at theCPU 1. With a high system clock frequency of this kind, data read-out from the flash ROMs 21 to 2-4 is not possible. The upper limit on the system clock that enables theCPU 1 to sample data is thus limited by the delay factors mentioned above. - A method considered to deal with one of these delay factors, namely output delay of the flash ROMs2-1 to 2-4, is to increase the number of flash ROMs from which parallel read-out is possible. However, since wiring delay of the data up to its arrival at the
CPU 1 following output of the data from the flash ROMs cannot be avoided, a technique that will not cause a delay in the output of the data is required. - Accordingly, an object of the present invention is to provide means for eliminating wiring delay to the maximum extent, thereby preventing the operating frequency of a single-chip microcomputer from declining in dependence upon the layout on the chip.
- According to the present invention, the foregoing object is attained by providing a single-chip microcomputer in which a plurality of memory macros in an interleaved arrangement are placed on a chip, the microcomputer having a dedicated read clock generating circuit, to which a system clock is input directly, disposed in close proximity to each of the plurality of memory macros, wherein read clocks generated by the dedicated read clock generating circuit are supplied to respective ones of the plurality of memory macros.
- Each read clock generating circuit ideally is placed close to a clock-input pin of the corresponding memory macro. Further, a system clock supplied to a CPU is supplied directly to each read clock signal generating circuit, and read clocks synchronized to the system clock are supplied to respective ones of the memory macros. At this time the operating clock of the memory macros is obtained by frequency dividing the system clock supplied to the CPU.
- In accordance with this arrangement, the read clock that results in output of data does not sustain a delay ascribable to wiring. This means that data read-out timing can be advanced commensurately, enabling use of a system clock having a higher frequency. As a result, the operating frequency of the single-chip microcomputer can be raised and a higher processing speed becomes possible. Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.
- FIG. 1 is a diagram illustrating the circuit layout of a single-chip microcomputer according to an embodiment of the present invention;
- FIG. 2 is a block diagram illustrating an example of the circuit structure of a single-chip microcomputer according to the embodiment;
- FIG. 3 is a block diagram illustrating another example of the circuit structure of a single-chip microcomputer according to the embodiment;
- FIG. 4 is a schematic view illustrating the relationship between the inputs and output of a read clock generating circuit used in this embodiment;
- FIG. 5 is a time chart illustrating the status of the conventional single-chip microcomputer at the time of a consecutive fetch operation in this embodiment;
- FIG. 6 is a diagram illustrating the circuit layout of a single-chip microcomputer according to the prior art;
- FIG. 7 is a block diagram illustrating an example of the structure of a single-chip microcomputer circuit according to the prior art;
- FIG. 8 is a block diagram illustrating another example of the structure of a single-chip microcomputer circuit according to the prior art;
- FIG. 9 is a time chart illustrating the status of a prior-art single-chip microcomputer at the time of a consecutive fetch operation; and
- FIG. 10 is a time chart illustrating the status of a prior-art single-chip microcomputer when a high-speed system clock is used in a consecutive fetch operation.
- A preferred embodiment of the present invention will now be described in detail with reference to the drawings.
- FIG. 1 is a diagram illustrating the circuit layout of a single-chip microcomputer according to a preferred embodiment of the present invention.
- As shown in FIG. 1, this single-chip microcomputer is similar to that of the prior art in that the microcomputer has the
CPU 1, the plurality of flash ROM macros 2-1 to 2-4 for storing programs, and aninterleave controller 3 for exercising control when a fetch bus is interleaved. According to the present invention, however, read clock generating circuits 4-1 to 4-4 for supplying respective ones of the flash ROM macros 2-1 to 2-4 with read clocks obtained by frequency-dividing the system clock are provided in close proximity to the clock input pins of the flash ROMs 2-1 to 2-4, respectively. - As mentioned above, the
interleave controller 3 runs on a system clock whose frequency is the same as that of theCPU 1 using the control signal from theCPU 1. It is required, therefore, that set-up time and hold time of the signals be satisfied between theCPU 1 and interleavecontroller 3. As an operating frequency rises, however, the margin for set-up time diminishes. In a case where operating frequency is raised, therefore, theinterleave controller 3 is placed close to theCPU 1. - Further, since the flash ROMs2-1 to 2-4 occupy a large area, there is a limitation with regard to their positioning on the chip. In addition, the clock-input pins of each of the flash ROMs 2-1 to 2-4 are limited to a single location. According to the present invention, therefore, the read clock generating circuits 4-1 to 4-4, which frequency-divide the system clock, are placed very close to these clock input pins after the layout of the flash ROMs 2-1 to 2-4 is decided.
- As in the example of the prior art, wiring is performed is such a manner that the signals to be connected will not follow meandering paths.
- The
CPU 1, interleavecontroller 3 and read clock generating circuits 4-1 to 4-4 are operated by the externally applied system clock. The latter operates through a clock tree extending through chip, and clock skew of the clock pulses is made to fall within fixed limits by the clock tree. - The flash ROMs2-1 to 2-4 operate at a speed lower than the operating speed of the
CPU 1, etc. In order to raise the operating speed of a single-chip microcomputer, therefore, an interleave configuration is adopted and the plurality of flash ROMs 2-1 to 2-4 are operated alternately, whereby an apparent operating speed equivalent to that of theCPU 1 can be obtained. Clocks obtained by frequency-dividing the system clock by the read clock generating circuits 4-1 to 4-4 are used as the clocks supplied to the flash ROMs 2-1 to 2-4 at this time. - FIG. 2 is a block diagram illustrating the structure of the single-chip microcomputer circuit of this embodiment in a case where the circuit has two flash ROMs2-1 and 2-2, the former on an odd-numbered side and the latter on an even-numbered side. Provided within the single-chip microcomputer are the flash ROMs 2-1 and 2-2 for storing programs, the
CPU 1, theinterleave controller 3 for performing control when the fetch bus has an interleave configuration, and the read clock generating circuits 4-1 and 4-2 for generating the read clocks of the flash memories 2-1 and 2-2, respectively. - In the arrangement of FIG. 2, the
CPU 1 outputs addresses for fetching programs that have been stored in the flash ROMs 2-1 and 2-2 and for accessing data, and a control signal for controlling the status of the fetch bus. These addresses and signal are output to theinterleave controller 3. Data that has been read out of the flash ROM 2-1 on the odd-numbered side and the flash ROM 2-1 on the even-numbered side is output as a data signal from theinterleave controller 3 to theCPU 1 while theinterleave controller 3 switches between these items of data alternately. - The
interleave controller 3 internally reconstructs addresses corresponding to the flash ROM 2-1 on the odd-numbered side and the flash ROM 2-1 on the even-numbered side and outputs these as addresses for accessing the flash ROM 2-1 on the odd-numbered side and the flash ROM 2-1 on the even-numbered side. Data that has been read out of the flash ROMs 2-1 and 2-2 in sync with the read clocks from the read clock generating circuits 4-1 and 4-2, respectively, are output from the flash ROMs 2-1 and 2-2 to theinterleave controller 3. - The read clock generating circuits4-1 and 4-2 supply the flash ROMs 2-1 and 2-2, respectively, with the read clocks, which are obtained by frequency-dividing the system clock. The
CPU 1 controls the status of the clocks in the read clock generating circuits 4-1 and 4-2 and outputs a control signal for generating the read clocks. - FIG. 3 is a block diagram illustrating the structure of a conventional single-chip microcomputer circuit according to this embodiment in a case where two sets of flash ROMs are adopted to conform to the circuit layout of FIG. 1. This arrangement is similar to that of FIG. 2 except for the fact that two sets of flash ROMs (2-1 to 2-4) are disposed on the chip.
- FIG. 4 is a schematic view illustrating the relationship between the inputs and output of the read clock generating circuits4-1 and 4-2 used in this embodiment. The read clock generating circuits 4-1 and 4-2 divide the frequency of the system clock and change the clock cycle as necessary.
- The system clock, an address signal for identifying odd and even addresses, a flash-ROM chip select signal and a signal for discriminating the reconstructed state of an address as by a jump instruction are input to each of the read clock generating circuits4-1 and 4-2. If the flash ROM data is 4-byte data, then the address signal for identifying odd and even addresses may employ an address signal that is the third bit from the least significant.
- The address signal for identifying odd and even addresses, the flash-ROM chip select signal and the signal for discriminating the reconstructed state of an address as by a jump instruction are input as control signals from the
CPU 1. At the time of consecutive access, a clock having a cycle obtained by frequency dividing the system clock is output as the read clock. However, in a case where fetch is halted or a jump is made to access a non-consecutive address, the cycle of the read clock is lengthened. - FIG. 5 is a time chart illustrating the status of the single-chip microcomputer of this embodiment at the time of a consecutive fetch operation. Operation of this embodiment will be described with reference to FIGS. 2 and 5.
- The clock tree is wired through the single-chip microcomputer and serves to hold skew between the clocks of a system clock (a) to within fixed limits.
- Using the system clock (a), the read clock generating circuits4-1 and 4-2 supply the flash ROM macros with a read clock (d) for the flash ROMs on the even side and a read clock (g) for the flash ROMs on the odd side while holding delay of both read clocks to the minimum.
- Data (f) on the even-numbered side of the flash ROMs is output in sync with the rising edge of the read clock (d), which rises in sync with the rising edge of the clock cycle (1). However, since output delay of the flash ROMs is large, the data is not finalized by the time of the clock cycle (2), as illustrated in FIG. 5.
- Consequently, if even a small delay is incurred when a read clock is supplied to a flash ROM, transmission of data to the fetch-data input terminal of the
CPU 1 will be delayed. On the side of theCPU 1, data that has been read out from the address accessed in the clock cycle (1) is sampled at the rising edge of the clock cycle (3). Accordingly, the data must reach theCPU 1 after set-up time is secured with respect to the rising edge of the clock cycle (3) at which the data is sampled. - In this embodiment, skew of the system clock is assured by the clock tree. Further, by placing the read clock generating circuits4-1 and 4-2 very close to the clock input pins of the flash ROMs 2-1 to 2-4, respectively, delay ascribable to wiring is eliminated from the read clocks of the flash ROMs to the maximum extent possible. As a result, even if the operating frequency of the single-chip microcomputer is made higher than that of the prior art, it is possible to achieve early arrival of data by an amount equivalent to set-up time from the data sampling point of the
CPU 1. This means that processing speed can be raised. - According to the above embodiment, two flash ROMs are provided. However, the present invention is applicable also in a case where there are four flash ROMs, as shown in FIG. 3, or in a case where the number of flash ROMs is 2×n. Further, the invention is applicable also to other memory (ROM or RAM, etc.) macro configurations in which interleaving is adopted and a memory is accessed using a frequency-divided clock.
- The meritorious effects of the present invention are summarized as follows.
- Thus, according to the present invention, dedicated read clock generating circuits for respective ones of flash ROMs are disposed in close proximity to the clock input terminals of the flash ROMs in a single-chip microcomputer having a plurality of flash ROM macros. This makes it possible to minimize delay of the read clocks ascribable to wiring and to prevent the operating frequency of the single-chip microcomputer from declining in dependence upon the macro layout.
- As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the appended claims.
- It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing the gist and scope of the present invention as disclosed herein and claimed as appended herewith.
- Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned.
Claims (19)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002-078418 | 2002-03-20 | ||
JP2002078418A JP4074110B2 (en) | 2002-03-20 | 2002-03-20 | Single-chip microcomputer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030182528A1 true US20030182528A1 (en) | 2003-09-25 |
US7171529B2 US7171529B2 (en) | 2007-01-30 |
Family
ID=28035579
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/390,763 Expired - Lifetime US7171529B2 (en) | 2002-03-20 | 2003-03-19 | Single-chip microcomputer with read clock generating circuits disposed in close proximity to memory macros |
Country Status (2)
Country | Link |
---|---|
US (1) | US7171529B2 (en) |
JP (1) | JP4074110B2 (en) |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050193161A1 (en) * | 2004-02-26 | 2005-09-01 | Lee Charles C. | System and method for controlling flash memory |
EP1607978A2 (en) * | 2004-06-16 | 2005-12-21 | Sony Corporation | Storage device |
US20060161725A1 (en) * | 2005-01-20 | 2006-07-20 | Lee Charles C | Multiple function flash memory system |
US20070140007A1 (en) * | 2005-12-21 | 2007-06-21 | Nec Electronics Corporation | Flash memory, memory control circuit, microcomputer and memory control method |
US20070283428A1 (en) * | 2000-01-06 | 2007-12-06 | Super Talent Electronics, Inc. | Managing Bad Blocks In Flash Memory For Electronic Data Flash Card |
US20070293088A1 (en) * | 2000-01-06 | 2007-12-20 | Super Talent Electronics, Inc. | Molding Methods To Manufacture Single-Chip Chip-On-Board USB Device |
US20080005471A1 (en) * | 2000-01-06 | 2008-01-03 | Super Talent Electronics, Inc. | Flash Memory Controller For Electronic Data Flash Card |
US20080067248A1 (en) * | 2005-04-21 | 2008-03-20 | Super Talent Electronics, Inc. | Extended USB Dual-Personality Card Reader |
US20080093720A1 (en) * | 1999-08-04 | 2008-04-24 | Super Talent Electronics, Inc. | Single Chip USB Packages With Contact-Pins Cover |
US20080094807A1 (en) * | 1999-08-04 | 2008-04-24 | Super Talent Electronics, Inc. | Single Chip USB Packages With Swivel Cover |
US20080195817A1 (en) * | 2004-07-08 | 2008-08-14 | Super Talent Electronics, Inc. | SD Flash Memory Card Manufacturing Using Rigid-Flex PCB |
US7447037B2 (en) | 1999-08-04 | 2008-11-04 | Super Talent Electronics, Inc. | Single chip USB packages by various assembly methods |
US20080286990A1 (en) * | 2003-12-02 | 2008-11-20 | Super Talent Electronics, Inc. | Direct Package Mold Process For Single Chip SD Flash Cards |
US20090093136A1 (en) * | 2003-12-02 | 2009-04-09 | Super Talent Electronics, Inc. | Single Shot Molding Method For COB USB/EUSB Devices With Contact Pad Ribs |
US20090177835A1 (en) * | 2004-01-20 | 2009-07-09 | Super Talent Electronics, Inc. | Flash Drive With Spring-Loaded Retractable Connector |
US20090187701A1 (en) * | 2008-01-22 | 2009-07-23 | Jin-Ki Kim | Nand flash memory access with relaxed timing constraints |
WO2009111125A1 (en) * | 2008-02-29 | 2009-09-11 | Qualcomm Incorporated | Dual channel memory architecture having reduced interface pin requirements using a double data rate scheme for the address/control signals |
US7606992B1 (en) * | 2005-12-01 | 2009-10-20 | Chris Karabatsos | High performance data rate system for flash devices |
US20100075517A1 (en) * | 2007-10-30 | 2010-03-25 | Super Talent Electronics, Inc. | Flash Drive With Spring-Loaded Swivel Connector |
US7702984B1 (en) | 2000-01-06 | 2010-04-20 | Super Talent Electronics, Inc. | High volume testing for USB electronic data flash cards |
US20100105251A1 (en) * | 2007-07-05 | 2010-04-29 | Super Talent Electronics, Inc. | Micro-SD To Secure Digital Adaptor Card And Manufacturing Method |
US20100110647A1 (en) * | 2007-05-03 | 2010-05-06 | Super Talent Electronics, Inc. | Molded Memory Card With Write Protection Switch Assembly |
US20100182838A1 (en) * | 2005-09-30 | 2010-07-22 | Mosaid Technologies Incorporated | Flash memory device with data output control |
US7830666B2 (en) | 2000-01-06 | 2010-11-09 | Super Talent Electronics, Inc. | Manufacturing process for single-chip MMC/SD flash memory device with molded asymmetric circuit board |
US7850468B2 (en) | 2007-06-28 | 2010-12-14 | Super Talent Electronics, Inc. | Lipstick-type USB device |
US7872873B2 (en) | 2003-12-02 | 2011-01-18 | Super Talent Electronics, Inc. | Extended COB-USB with dual-personality contacts |
US20110059636A1 (en) * | 2007-12-04 | 2011-03-10 | Super Talent Electronics, Inc. | Lipstick-Type USB Device With Tubular Housing |
US7944702B2 (en) | 2007-08-27 | 2011-05-17 | Super Talent Electronics, Inc. | Press-push flash drive apparatus with metal tubular casing and snap-coupled plastic sleeve |
US20110185109A1 (en) * | 2005-12-01 | 2011-07-28 | Chris Karabatsos | High Performance Data Rate System for Flash Devices |
US8102662B2 (en) | 2007-07-05 | 2012-01-24 | Super Talent Electronics, Inc. | USB package with bistable sliding mechanism |
US8141240B2 (en) | 1999-08-04 | 2012-03-27 | Super Talent Electronics, Inc. | Manufacturing method for micro-SD flash memory card |
US8199598B2 (en) | 2005-09-30 | 2012-06-12 | Mosaid Technologies Incorporated | Memory with output control |
US20130183862A1 (en) * | 2003-12-02 | 2013-07-18 | Super Talent Technology, Corp. | Molding Method For COB-EUSB Devices And Metal Housing Package |
US8625270B2 (en) | 1999-08-04 | 2014-01-07 | Super Talent Technology, Corp. | USB flash drive with deploying and retracting functionalities using retractable cover/cap |
US11948629B2 (en) | 2005-09-30 | 2024-04-02 | Mosaid Technologies Incorporated | Non-volatile memory device with concurrent bank operations |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7441220B2 (en) * | 2000-12-07 | 2008-10-21 | Cadence Design Systems, Inc. | Local preferred direction architecture, tools, and apparatus |
JP4457613B2 (en) * | 2003-09-04 | 2010-04-28 | ソニー株式会社 | Solid-state imaging device |
KR100845525B1 (en) * | 2006-08-07 | 2008-07-10 | 삼성전자주식회사 | Memory card system, method transferring data thereof, and semiconductor memory device |
TWI348617B (en) * | 2007-08-09 | 2011-09-11 | Skymedi Corp | Non-volatile memory system and method for reading data therefrom |
US8874837B2 (en) * | 2011-11-08 | 2014-10-28 | Xilinx, Inc. | Embedded memory and dedicated processor structure within an integrated circuit |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4387424A (en) * | 1980-08-12 | 1983-06-07 | Pitney Bowes Inc. | Communications systems for a word processing system employing distributed processing circuitry |
US4412285A (en) * | 1981-04-01 | 1983-10-25 | Teradata Corporation | Multiprocessor intercommunication system and method |
US5610808A (en) * | 1990-11-09 | 1997-03-11 | Conner Peripherals, Inc. | Hard disk drive controller employing a plurality of microprocessors |
US6115823A (en) * | 1997-06-17 | 2000-09-05 | Amphus, Inc. | System and method for task performance based dynamic distributed power management in a computer system and design method therefor |
US20020007439A1 (en) * | 2000-06-10 | 2002-01-17 | Kourosh Gharachorloo | System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system |
US20020007443A1 (en) * | 2000-06-10 | 2002-01-17 | Kourosh Gharachorloo | Scalable multiprocessor system and cache coherence method |
US6625748B1 (en) * | 1991-04-01 | 2003-09-23 | Hitachi, Ltd. | Data reconstruction method and system wherein timing of data reconstruction is controlled in accordance with conditions when a failure occurs |
-
2002
- 2002-03-20 JP JP2002078418A patent/JP4074110B2/en not_active Expired - Lifetime
-
2003
- 2003-03-19 US US10/390,763 patent/US7171529B2/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4387424A (en) * | 1980-08-12 | 1983-06-07 | Pitney Bowes Inc. | Communications systems for a word processing system employing distributed processing circuitry |
US4412285A (en) * | 1981-04-01 | 1983-10-25 | Teradata Corporation | Multiprocessor intercommunication system and method |
US5610808A (en) * | 1990-11-09 | 1997-03-11 | Conner Peripherals, Inc. | Hard disk drive controller employing a plurality of microprocessors |
US6625748B1 (en) * | 1991-04-01 | 2003-09-23 | Hitachi, Ltd. | Data reconstruction method and system wherein timing of data reconstruction is controlled in accordance with conditions when a failure occurs |
US6115823A (en) * | 1997-06-17 | 2000-09-05 | Amphus, Inc. | System and method for task performance based dynamic distributed power management in a computer system and design method therefor |
US20020007439A1 (en) * | 2000-06-10 | 2002-01-17 | Kourosh Gharachorloo | System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system |
US20020007443A1 (en) * | 2000-06-10 | 2002-01-17 | Kourosh Gharachorloo | Scalable multiprocessor system and cache coherence method |
Cited By (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080093720A1 (en) * | 1999-08-04 | 2008-04-24 | Super Talent Electronics, Inc. | Single Chip USB Packages With Contact-Pins Cover |
US7466556B2 (en) | 1999-08-04 | 2008-12-16 | Super Talent Electronics, Inc. | Single chip USB packages with swivel cover |
US8625270B2 (en) | 1999-08-04 | 2014-01-07 | Super Talent Technology, Corp. | USB flash drive with deploying and retracting functionalities using retractable cover/cap |
US8141240B2 (en) | 1999-08-04 | 2012-03-27 | Super Talent Electronics, Inc. | Manufacturing method for micro-SD flash memory card |
US7535719B2 (en) | 1999-08-04 | 2009-05-19 | Super Talent Electronics, Inc. | Single chip USB packages with contact-pins cover |
US7447037B2 (en) | 1999-08-04 | 2008-11-04 | Super Talent Electronics, Inc. | Single chip USB packages by various assembly methods |
US20080094807A1 (en) * | 1999-08-04 | 2008-04-24 | Super Talent Electronics, Inc. | Single Chip USB Packages With Swivel Cover |
US7702984B1 (en) | 2000-01-06 | 2010-04-20 | Super Talent Electronics, Inc. | High volume testing for USB electronic data flash cards |
US20080005471A1 (en) * | 2000-01-06 | 2008-01-03 | Super Talent Electronics, Inc. | Flash Memory Controller For Electronic Data Flash Card |
US20100082893A1 (en) * | 2000-01-06 | 2010-04-01 | Super Talent Electronics, Inc. | Flash Memory Controller For Electronic Data Flash Card |
US20100082892A1 (en) * | 2000-01-06 | 2010-04-01 | Super Talent Electronics, Inc. | Flash Memory Controller For Electronic Data Flash Card |
US20070293088A1 (en) * | 2000-01-06 | 2007-12-20 | Super Talent Electronics, Inc. | Molding Methods To Manufacture Single-Chip Chip-On-Board USB Device |
US20070283428A1 (en) * | 2000-01-06 | 2007-12-06 | Super Talent Electronics, Inc. | Managing Bad Blocks In Flash Memory For Electronic Data Flash Card |
US7690031B2 (en) | 2000-01-06 | 2010-03-30 | Super Talent Electronics, Inc. | Managing bad blocks in flash memory for electronic data flash card |
US20100030961A9 (en) * | 2000-01-06 | 2010-02-04 | Super Talent Electronics, Inc. | Flash memory controller for electronic data flash card |
US7702831B2 (en) * | 2000-01-06 | 2010-04-20 | Super Talent Electronics, Inc. | Flash memory controller for electronic data flash card |
US7830666B2 (en) | 2000-01-06 | 2010-11-09 | Super Talent Electronics, Inc. | Manufacturing process for single-chip MMC/SD flash memory device with molded asymmetric circuit board |
US7872871B2 (en) | 2000-01-06 | 2011-01-18 | Super Talent Electronics, Inc. | Molding methods to manufacture single-chip chip-on-board USB device |
US20090093136A1 (en) * | 2003-12-02 | 2009-04-09 | Super Talent Electronics, Inc. | Single Shot Molding Method For COB USB/EUSB Devices With Contact Pad Ribs |
US20130183862A1 (en) * | 2003-12-02 | 2013-07-18 | Super Talent Technology, Corp. | Molding Method For COB-EUSB Devices And Metal Housing Package |
US8102657B2 (en) | 2003-12-02 | 2012-01-24 | Super Talent Electronics, Inc. | Single shot molding method for COB USB/EUSB devices with contact pad ribs |
US8998620B2 (en) * | 2003-12-02 | 2015-04-07 | Super Talent Technology, Corp. | Molding method for COB-EUSB devices and metal housing package |
US20080286990A1 (en) * | 2003-12-02 | 2008-11-20 | Super Talent Electronics, Inc. | Direct Package Mold Process For Single Chip SD Flash Cards |
US8567050B2 (en) | 2003-12-02 | 2013-10-29 | Super Talent Technology, Corp. | Single shot molding method for COB USB/EUSB devices with contact pad ribs |
US9357658B2 (en) * | 2003-12-02 | 2016-05-31 | Super Talent Technology, Corp. | Molding method for COB-EUSB devices and metal housing package |
US7872873B2 (en) | 2003-12-02 | 2011-01-18 | Super Talent Electronics, Inc. | Extended COB-USB with dual-personality contacts |
US7869219B2 (en) | 2004-01-20 | 2011-01-11 | Super Talent Electronics, Inc. | Flash drive with spring-loaded retractable connector |
US20090177835A1 (en) * | 2004-01-20 | 2009-07-09 | Super Talent Electronics, Inc. | Flash Drive With Spring-Loaded Retractable Connector |
US7318117B2 (en) * | 2004-02-26 | 2008-01-08 | Super Talent Electronics, Inc. | Managing flash memory including recycling obsolete sectors |
US20050193161A1 (en) * | 2004-02-26 | 2005-09-01 | Lee Charles C. | System and method for controlling flash memory |
EP1607978A3 (en) * | 2004-06-16 | 2006-04-26 | Sony Corporation | Storage device |
EP1607978A2 (en) * | 2004-06-16 | 2005-12-21 | Sony Corporation | Storage device |
US7233541B2 (en) | 2004-06-16 | 2007-06-19 | Sony Corporation | Storage device |
US20080195817A1 (en) * | 2004-07-08 | 2008-08-14 | Super Talent Electronics, Inc. | SD Flash Memory Card Manufacturing Using Rigid-Flex PCB |
US20060161725A1 (en) * | 2005-01-20 | 2006-07-20 | Lee Charles C | Multiple function flash memory system |
US20080067248A1 (en) * | 2005-04-21 | 2008-03-20 | Super Talent Electronics, Inc. | Extended USB Dual-Personality Card Reader |
US7440286B2 (en) | 2005-04-21 | 2008-10-21 | Super Talent Electronics, Inc. | Extended USB dual-personality card reader |
US20100182838A1 (en) * | 2005-09-30 | 2010-07-22 | Mosaid Technologies Incorporated | Flash memory device with data output control |
US8000144B2 (en) | 2005-09-30 | 2011-08-16 | Mosaid Technologies Incorporated | Method and system for accessing a flash memory device |
US11948629B2 (en) | 2005-09-30 | 2024-04-02 | Mosaid Technologies Incorporated | Non-volatile memory device with concurrent bank operations |
US11600323B2 (en) | 2005-09-30 | 2023-03-07 | Mosaid Technologies Incorporated | Non-volatile memory device with concurrent bank operations |
US9230654B2 (en) | 2005-09-30 | 2016-01-05 | Conversant Intellectual Property Management Inc. | Method and system for accessing a flash memory device |
US8743610B2 (en) | 2005-09-30 | 2014-06-03 | Conversant Intellectual Property Management Inc. | Method and system for accessing a flash memory device |
US8654601B2 (en) | 2005-09-30 | 2014-02-18 | Mosaid Technologies Incorporated | Memory with output control |
US8427897B2 (en) | 2005-09-30 | 2013-04-23 | Mosaid Technologies Incorporated | Memory with output control |
EP2306460A3 (en) * | 2005-09-30 | 2011-07-27 | MOSAID Technologies Incorporated | Concurrent flash memory access |
US8199598B2 (en) | 2005-09-30 | 2012-06-12 | Mosaid Technologies Incorporated | Memory with output control |
US20110185109A1 (en) * | 2005-12-01 | 2011-07-28 | Chris Karabatsos | High Performance Data Rate System for Flash Devices |
US7606992B1 (en) * | 2005-12-01 | 2009-10-20 | Chris Karabatsos | High performance data rate system for flash devices |
US8069318B2 (en) | 2005-12-01 | 2011-11-29 | Urenschi Assets Limited Liability Company | High performance data rate system for flash devices |
US20070140007A1 (en) * | 2005-12-21 | 2007-06-21 | Nec Electronics Corporation | Flash memory, memory control circuit, microcomputer and memory control method |
US20100110647A1 (en) * | 2007-05-03 | 2010-05-06 | Super Talent Electronics, Inc. | Molded Memory Card With Write Protection Switch Assembly |
US8254134B2 (en) | 2007-05-03 | 2012-08-28 | Super Talent Electronics, Inc. | Molded memory card with write protection switch assembly |
US7850468B2 (en) | 2007-06-28 | 2010-12-14 | Super Talent Electronics, Inc. | Lipstick-type USB device |
US20100105251A1 (en) * | 2007-07-05 | 2010-04-29 | Super Talent Electronics, Inc. | Micro-SD To Secure Digital Adaptor Card And Manufacturing Method |
US8102658B2 (en) | 2007-07-05 | 2012-01-24 | Super Talent Electronics, Inc. | Micro-SD to secure digital adaptor card and manufacturing method |
US8102662B2 (en) | 2007-07-05 | 2012-01-24 | Super Talent Electronics, Inc. | USB package with bistable sliding mechanism |
US7944702B2 (en) | 2007-08-27 | 2011-05-17 | Super Talent Electronics, Inc. | Press-push flash drive apparatus with metal tubular casing and snap-coupled plastic sleeve |
US8241047B2 (en) | 2007-10-30 | 2012-08-14 | Super Talent Electronics, Inc. | Flash drive with spring-loaded swivel connector |
US20100075517A1 (en) * | 2007-10-30 | 2010-03-25 | Super Talent Electronics, Inc. | Flash Drive With Spring-Loaded Swivel Connector |
US8116083B2 (en) | 2007-12-04 | 2012-02-14 | Super Talent Electronics, Inc. | Lipstick-type USB device with tubular housing |
US20110059636A1 (en) * | 2007-12-04 | 2011-03-10 | Super Talent Electronics, Inc. | Lipstick-Type USB Device With Tubular Housing |
EP2245633A4 (en) * | 2008-01-22 | 2012-12-26 | Mosaid Technologies Inc | Nand flash memory access with relaxed timing constraints |
US20090187701A1 (en) * | 2008-01-22 | 2009-07-23 | Jin-Ki Kim | Nand flash memory access with relaxed timing constraints |
EP2245633A2 (en) * | 2008-01-22 | 2010-11-03 | Mosaid Technologies Incorporated | Nand flash memory access with relaxed timing constraints |
WO2009111125A1 (en) * | 2008-02-29 | 2009-09-11 | Qualcomm Incorporated | Dual channel memory architecture having reduced interface pin requirements using a double data rate scheme for the address/control signals |
JP2011513845A (en) * | 2008-02-29 | 2011-04-28 | クゥアルコム・インコーポレイテッド | Dual channel memory architecture with reduced interface pin requirements using a double data rate scheme for address / control signals |
CN103279438A (en) * | 2008-02-29 | 2013-09-04 | 高通股份有限公司 | Dual channel memory architecture having reduced interface pin requirements using a double data rate scheme for the address/control signals |
CN101960436A (en) * | 2008-02-29 | 2011-01-26 | 高通股份有限公司 | Dual channel memory architecture having reduced interface pin requirements using a double data rate scheme for the address/control signals |
US8325525B2 (en) * | 2008-02-29 | 2012-12-04 | Qualcomm Incorporated | Dual channel memory architecture having reduced interface pin requirements using a double data rate scheme for the address/control signals |
US20100318730A1 (en) * | 2008-02-29 | 2010-12-16 | Qualcomm Incorporated | Dual Channel Memory Architecture Having Reduced Interface Pin Requirements Using a Double Data Rate Scheme for the Address/Control Signals |
Also Published As
Publication number | Publication date |
---|---|
JP2003281114A (en) | 2003-10-03 |
US7171529B2 (en) | 2007-01-30 |
JP4074110B2 (en) | 2008-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7171529B2 (en) | Single-chip microcomputer with read clock generating circuits disposed in close proximity to memory macros | |
US8700818B2 (en) | Packet based ID generation for serially interconnected devices | |
JP2007200542A (en) | System comprising memory module mounted with semiconductor memory device | |
US20060095620A1 (en) | System, method and storage medium for merging bus data in a memory subsystem | |
US9330218B1 (en) | Integrated circuits having input-output circuits with dedicated memory controller circuitry | |
JPH0784863A (en) | Information processor and semiconductor storage device suitable to the same | |
JP5197080B2 (en) | Semiconductor device and data processor | |
US8402298B2 (en) | Array-type processor having delay adjusting circuit for adjusting a clock cycle in accordance with a critical path delay of the data path | |
JPH10241362A (en) | Synchronous semiconductor memory and logical semiconductor device | |
JPH07152721A (en) | Microcomputer | |
JP4206508B2 (en) | Signal control circuit | |
JP2000163154A (en) | Method for compensating clock signal phase delay | |
JPH10340222A (en) | Input circuit and output circuit of memory device | |
JP2000187612A (en) | Data fetch timing switching circuit | |
KR100267782B1 (en) | Chip having time checking function | |
KR20010036202A (en) | Memory module for protecting voltage noise | |
JP2006065470A (en) | Memory control method and device | |
JP2006120186A (en) | Semiconductor integrated circuit and picture processing system | |
JPH0877227A (en) | Laying-out technique for standard cell system | |
JPH10321795A (en) | Semiconductor device | |
US20050083775A1 (en) | Data interface device for accessing SDRAM | |
JP2004054709A (en) | Bus line control circuit | |
JPH1125030A (en) | Bus extension control circuit | |
JPH09171417A (en) | Phase adjustment circuit, system including the same and phase adjusting method | |
US7920007B2 (en) | Apparatus for outputting data of semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AJIRO, KAZUYOSHI;REEL/FRAME:013891/0736 Effective date: 20030310 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025525/0154 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001 Effective date: 20150806 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |