US20030188829A1 - Integrated pressure sensor for measuring multiaxis pressure gradients - Google Patents
Integrated pressure sensor for measuring multiaxis pressure gradients Download PDFInfo
- Publication number
- US20030188829A1 US20030188829A1 US10/034,233 US3423301A US2003188829A1 US 20030188829 A1 US20030188829 A1 US 20030188829A1 US 3423301 A US3423301 A US 3423301A US 2003188829 A1 US2003188829 A1 US 2003188829A1
- Authority
- US
- United States
- Prior art keywords
- electrical resistance
- information
- wafer
- slurry
- chemical mechanical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002002 slurry Substances 0.000 claims abstract description 69
- 239000000126 substance Substances 0.000 claims abstract description 45
- 238000005498 polishing Methods 0.000 claims abstract description 39
- 238000007517 polishing process Methods 0.000 claims abstract description 36
- 238000012544 monitoring process Methods 0.000 claims abstract description 19
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 14
- 229920005591 polysilicon Polymers 0.000 claims abstract description 13
- 235000012431 wafers Nutrition 0.000 claims description 145
- 238000000034 method Methods 0.000 claims description 94
- 230000008569 process Effects 0.000 claims description 59
- 238000012545 processing Methods 0.000 claims description 24
- 230000008859 change Effects 0.000 claims description 12
- 239000002245 particle Substances 0.000 claims description 10
- 238000004458 analytical method Methods 0.000 claims description 7
- 239000007787 solid Substances 0.000 claims description 5
- 239000011159 matrix material Substances 0.000 claims description 2
- 229910052751 metal Inorganic materials 0.000 abstract description 38
- 239000002184 metal Substances 0.000 abstract description 38
- 238000012512 characterization method Methods 0.000 abstract description 27
- 230000007547 defect Effects 0.000 abstract description 7
- 230000002596 correlated effect Effects 0.000 abstract description 3
- 238000004519 manufacturing process Methods 0.000 description 17
- 230000001276 controlling effect Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 238000012360 testing method Methods 0.000 description 6
- 239000007795 chemical reaction product Substances 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 239000000047 product Substances 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 238000012300 Sequence Analysis Methods 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 238000007418 data mining Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052755 nonmetal Inorganic materials 0.000 description 2
- 230000002250 progressing effect Effects 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 241001492222 Epicoccum Species 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000003082 abrasive agent Substances 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000013528 artificial neural network Methods 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 230000001143 conditioned effect Effects 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011066 ex-situ storage Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000007062 hydrolysis Effects 0.000 description 1
- 238000006460 hydrolysis reaction Methods 0.000 description 1
- 238000012417 linear regression Methods 0.000 description 1
- 238000010801 machine learning Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000001537 neural effect Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 238000003908 quality control method Methods 0.000 description 1
- 238000000611 regression analysis Methods 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 238000012549 training Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B49/00—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation
- B24B49/10—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation involving electrical means
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B49/00—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation
- B24B49/02—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation according to the instantaneous size and required size of the workpiece acted upon, the measuring or gauging being continuous or intermittent
- B24B49/04—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation according to the instantaneous size and required size of the workpiece acted upon, the measuring or gauging being continuous or intermittent involving measurement of the workpiece at the place of grinding during grinding operation
Definitions
- the present invention generally relates to semiconductor processing, and in particular to a system and method for characterizing chemical mechanical polishing (CMP) processes via wafer-based electrical resistance member(s) and/or electrical resistance entities.
- CMP chemical mechanical polishing
- CMP chemical mechanical polishing
- a wafer is processed by a polishing pad in the presence of an abrasive slurry (although recent slurry-free techniques are also employed).
- One goal of CMP is more global planarization with stricter planarization tolerances and more repeatable results.
- high elevation features are selectively removed resulting in a topology with improved planarity. Such removal is achieved, at least in part, via a combination of a chemical process and an abrasive process.
- Some goals of CMP include achieving satisfactory planarity across a wafer, achieving desired film thickness uniformity, removing chemical reaction products and/or layers at a desired rate, achieving desired selectivity and/or endpoint detection and to not introduce defects into a wafer undergoing CMP. Whether these goals are achieved can depend on a variety of factors. Removal rate may depend, for example, on the type of material being removed, the relative velocity between the wafer and the abrasive pad, the temperature of the wafer, the slurry feed rate, the type of polishing motion employed, the slurry formula, the slurry pH, the concentration of solids in the slurry, slurry particle size, pad hardness and pad conditioning.
- the mechanics of metal CMP include chemically forming an oxide of the metal on the metal film surface on the wafer. The oxide is then removed mechanically via, for example, abrasives in the slurry.
- the mechanics of other CMP e.g., polysilicon polish, dielectric polish
- the polishing pad facilitates precisely removing reaction products at the wafer interface to facilitate precise layer thickness production.
- CMP processes can be employed to precisely remove around 0.5 to 1.0 ⁇ m of material.
- the polishing pads may vary, for example, in hardness and density.
- pads can be relatively stiff or relatively flexible. A less stiff pad will conform more easily to the topography of a wafer and thus while reducing planarity may facilitate faster removal of material in down areas. Conversely, a stiffer/less flexible pad may produce better planarity but may result in slower removal in down areas. The degree to which the pad conforms to the topography can affect the friction between the pad, slurry and wafer.
- polishing pads may glaze during processing of wafers, which again may affect the abrasiveness and thus heat generated by friction during CMP.
- a new pad may achieve a removal rate of around 210 nm/min while a pad that has been employed to polish fifty wafers may only achieve a removal rate of around 75 nm/min.
- the rate at which CMP progresses may vary depending on, for example, the hardness, density and glazing of the pad employed.
- the rate at which CMP progresses may also vary depending on parameters of the slurry employed.
- Slurries may consist, for example, of small abrasive particles suspended in a solution (e.g., aqueous solution). Acids or bases can be added to such solutions to facilitate, for example, the oxidation of the metal on the wafer and/or other chemical reactions involved in other non-metal CMP processes.
- Slurry parameters that may impact polishing rates include, but are not limited to, the chemical composition of the slurry, the concentration of solids in the slurry, the solid particles in the slurry and the temperature of the wafer to which the slurry is applied.
- Fabricating an integrated circuit typically includes sequentially depositing conducting, semiconducting and/or insulating layers on a silicon wafer.
- One fabrication step includes depositing a metal layer over previous layers and planarizing the metal layer. For example, trenches or holes in an insulating layer may be filled with a conducting metal.
- portions of the conductive metal remaining between the raised pattern of an insulating layer may form, for example, vias, plugs and/or lines. The precision with which such vias, plugs and/or lines can be formed affects the achievable CDs for an IC, and thus improvements in characterizing and/or controlling a CMP process are desired.
- the present invention provides a system and method that facilitates characterizing and/or controlling a chemical mechanical polishing (CMP) process by gathering wafer stress information during CMP processing, where the wafer stress(es) are determined from electrical resistance member(s) and/or electrical resistance entities in the wafer.
- CMP chemical mechanical polishing
- the system includes wafer-based electrical resistance member(s) and/or entities and apparatus to determine wafer stress(es) from such wafer-based electrical resistance member(s) and/or entities.
- One example of the system further includes a data store that can be employed to store data including, but not limited to, electrical resistance information, slurry information, wafer information, motion (e.g., rotary, orbital, linear) information, and abrasive pad information associated with the CMP process being characterized.
- a CMP control system that can be employed to analyze such wafer stress, slurry, wafer, pressure, motion, and/or pad information to facilitate characterizing a CMP process, to facilitate selecting CMP process parameters and/or for controlling, in-situ, a CMP process.
- the present invention thus provides a technique to monitor electrical resistance(s) of electrical resistance member(s) and/or electrical resistance entities in a wafer during CMP processing.
- the present invention can be employed in CMP processing of metal films including, but not limited to, copper (Cu), tantalum (Ta), gold (Au), tungsten (W), aluminum (Al) and titanium (Ti), and alloys thereof, for example.
- the present invention can also be employed in CMP processing of layers including, but not limited to, polysilicon layers and dielectric layers.
- the substrate may include signal processing circuitry, a power source, and other components, for example.
- the monitored electrical resistance information can be used to determine wafer stress(es).
- the system includes a wafer that has a metal layer and/or substrate and electrical resistance member(s) and/or electrical resistance entities located in and/or on the metal layer and/or a substrate.
- the system also includes a electrical resistance monitoring system that can read the wafer electrical resistance(s) from the electrical resistance member(s) and/or electrical resistance entities and determine wafer stress(es) to characterize the CMP process. Characterizing the CMP process includes producing information concerning factors including, but not limited to, polishing rate, polishing uniformity and introduction of defects during polishing.
- polishing parameters including, but not limited to, polishing time, polishing temperature, polishing pressure, polishing speed, slurry properties and wafer/metal layer properties as related to wafer stress information.
- polishing parameters including, but not limited to, polishing time, polishing temperature, polishing pressure, polishing speed, slurry properties and wafer/metal layer properties as related to wafer stress information.
- rotation speed, pressure and removal rate may be identifiable by stress(es) of the wafer.
- Such characterization can be employed, for example, to facilitate initializing subsequent chemical mechanical polishing processes and/or apparatus and/or to control such chemical mechanical polishing processes and/or apparatus.
- FIG. 1 illustrates a wafer with associated electrical resistance members in accordance with an aspect of the present invention.
- FIG. 2 illustrates a wafer with associated electrical resistance members in two directions in accordance with an aspect of the present invention.
- FIG. 3 illustrates a wafer with associated electrical resistance members in three directions in accordance with an aspect of the present invention.
- FIG. 4 illustrates a wafer with a layer and a substrate associated with various configurations of electrical resistance members in accordance with an aspect of the present invention.
- FIG. 5 illustrates a wafer with associated electrical resistance members in accordance with an aspect of the present invention.
- FIG. 6 is a block diagram of a CMP characterizing system, in accordance with an aspect of the present invention.
- FIG. 7 is a block diagram of a CMP characterizing and controlling system, in accordance with an aspect of the present invention.
- FIG. 8 illustrates one example CMP system.
- FIG. 9 illustrates an example CMP process.
- FIG. 10 is a flow diagram illustrating an example methodology for characterizing and/or controlling a CMP process, in accordance with an aspect of the present invention.
- FIG. 11 is a flow diagram illustrating an example methodology for programming a CMP process based, at least in part, on CMP characterization data, in accordance with an aspect of the present invention.
- FIG. 12 illustrates a wafer with features and electrical resistance members in accordance with an aspect of the present invention.
- FIG. 13 is a flow diagram illustrating an example methodology for monitoring and/or controlling a CMP process based, at least in part, on CMP characterization data, in accordance with an aspect of the present invention.
- the wafer 100 may include one or more substrate layers (e.g., monocrystalline silicon, SiO 2 ), one or more conducting layers (e.g., metal), one or more semiconducting layers and one or more insulating layers, for example.
- substrate layers e.g., monocrystalline silicon, SiO 2
- conducting layers e.g., metal
- semiconducting layers e.g., metal
- insulating layers for example.
- Semiconductor wafer composition and fabrication techniques are well known in the art and thus are omitted for the sake of brevity.
- conventional wafers have not typically included electrical resistance members for use in CMP.
- the first electrical resistance member(s) 110 can be located in and/or on the polysilicon layers, metal layers, the dielectric layers and/or the substrate layers and can be electrically isolated in one or more of these layer(s).
- the first electrical resistance member(s) 110 are oriented in a first direction (e.g., x). In the instance where the first electrical resistance member(s) 110 are located in and/or adjacent to metal layer(s), the first electrical resistance member(s) 110 can be electrically isolated (e.g., insulated) from the metal layer(s).
- the first electrical resistance member(s) 110 have an associated electrical resistance which changes with a stress (e.g., mechanical) change in the first direction (e.g., piezoresistive change).
- the first electrical resistance member(s) 110 can comprise a semiconductor material such as doped amorphous or polycrystalline silicon.
- the first electrical resistance member(s) 110 can be a resistive polymer.
- the associated electrical resistance can be used, for example, by a system (not shown) to determine wafer stress.
- the wafer 200 includes first electrical resistance member(s) 110 and second electrical resistance member(s) 120 .
- the wafer 200 may include one or more substrate layers (e.g., SiO 2 ), one or more conducting layers (e.g., metal), one or more semiconducting layers and one or more insulating layers, for example.
- the first electrical resistance member(s) 110 and/or the second electrical resistance members(s) 120 can be located in and/or on the polysilicon layers, metal layers, the dielectric layers and/or the substrate layers and can be electrically isolated in one or more of these layer(s).
- the first electrical resistance member(s) 110 are oriented in a first direction (e.g., x) while the second electrical resistance member(s) 120 are oriented in a second direction (e.g., y).
- the first electrical resistance member(s) 110 can be substantially orthogonal to the second electrical resistance member(s) 120 .
- first electrical resistance member(s) 110 can be electrically (e.g., conductively) coupled to the second electrical resistance member(s) 120 —forming an electrical resistance entity 122 .
- the second electric resistance member(s) 120 have an associated electrical resistance which changes with a stress (e.g., mechanical) change in the second direction (e.g., piezoresistive change).
- a stress e.g., mechanical
- the second electrical resistance member(s) 120 can be electrically isolated (e.g., insulated) from the metal layer(s).
- the wafer 300 includes first electrical resistance member(s) 110 , second electrical resistance member(s) 120 and third electrical resistance member(s) 130 .
- the wafer 200 may include one or more substrate layers (e.g., SiO 2 ), one or more conducting layers (e.g., metal), one or more semiconducting layers and one or more insulating layers, for example.
- the first electrical resistance member(s) 110 , the second electrical resistance members(s) 120 and/or the third electrical resistance member(s) 130 can be located in and/or on the polysilicon layers, metal layers, the dielectric layers and/or the substrate layers and can be electrically isolated in one or more of these layer(s).
- the first electrical resistance member(s) 110 are oriented in a first direction (e.g., x)
- the second electrical resistance member(s) 120 are oriented in a second direction (e.g., y)
- the third electrical resistance member(s) 130 are oriented in a third direction (e.g., z).
- the first electrical resistance member(s) 110 can be substantially orthogonal to the second electrical resistance member(s) 120 .
- first electrical resistance member(s) 110 and the second electrical resistance member(s) can be substantially orthogonal to the third electrical resistance member(s) 130 .
- the third electrical resistance member(s) 130 can be electrically isolated (e.g., insulated) from the metal layer(s).
- the first electrical resistance member(s) 110 can be electrically (e.g., conductively) coupled to the second electrical resistance member(s) 120 and/or the third electrical resistance member(s) 130 —forming an electrical resistance entity 124 .
- the third electrical resistance member(s) 130 can have an associated electrical resistance which changes with a stress (e.g., mechanical) change in the third direction (e.g., piezoresistive change).
- FIG. 3 illustrates a wafer 300 that includes a plurality of first electrical resistance member(s) 110 , second electrical resistance member(s) 120 , and third electrical resistance member(s) 130
- first electrical resistance member(s) 110 second electrical resistance member(s) 120 , and/or third electrical resistance member(s) 130
- the first electrical resistance member(s) 110 , second electrical resistance member(s) 120 , third electrical resistance member(s) 130 , and/or combination(s) thereof may be arranged on the wafer 300 in various schemes.
- the electrical resistance members 110 , 120 , 130 are arranged in a random pattern.
- electrical resistance members 110 , 120 , 130 may be arranged according to a matrix and/or a pattern, for example. It is to be appreciated that various patterns may be employed to facilitate characterizing various CMP properties.
- FIG. 4 a wafer with a layer 410 and a substrate 420 associated with various configurations of electrical resistance entity in accordance with an aspect of the present invention.
- a first electrical resistance entity 430 is illustrated as being positioned on the layer 410 while a second electrical resistance entity 440 is illustrated as being positioned above and in the layer 410 and a third electrical resistance entity 450 is illustrated as being positioned in both the layer 410 and the substrate layer 420 .
- the first electrical resistance entity 430 , the second electrical resistance entity 440 and/or the third electrical resistance entity 450 can comprise electrical resistance member(s) oriented in one, two and/or three directions.
- the first electrical resistance entity 430 , the second electrical resistance entity 440 , and/or the third electrical resistance entity 450 can have associated electrical resistance(s) which change with stress change(s) in one, two and/or three direction(s) (e.g., piezoresistance change(s)).
- FIG. 4 illustrates three electrical resistance entity locations
- a wafer 400 may be fabricated with a greater and/or lesser number of electrical resistance entities and that other electrical resistance entity locations can be employed in accordance with the present invention.
- electrical resistance entities may be employed in various type of layers including, but not limited to, metal, polysilicon layers and dielectric layers.
- FIG. 5 presents a top view and a cross section view of a wafer 500 .
- the wafer 500 has two rings of electrical resistance entities 510 , 520 .
- the first ring 510 is comprised of individual electrical resistance entities 512 placed at a substantially uniform depth within a layer 530 of the wafer 500 .
- the second ring 520 is comprised of individual electrical resistance entities 514 distributed at different levels throughout the layer 530 and a substrate layer 540 .
- FIG. 5 illustrates a possible arrangement and depth distribution, it is to be appreciated that other arrangements and depth distributions can be employed in accordance with the present invention.
- FIG. 5 illustrates electrical resistance entities in a wafer
- other electrical resistance-related equipment e.g., signal processing circuitry, power source, electrical resistance processor etc.
- FIG. 5 does not illustrate IC features fabricated into and/or onto a wafer, it is to be appreciated that such features may co-exist with the electrical resistance entities and/or electrical resistance-related equipment.
- FIG. 6 a block diagram of a CMP characterizing and controlling system 600 is illustrated.
- the CMP characterizing system 600 a wafer 610 that includes one or more electrical resistance member(s) and/or electrical resistance entities as described above, a CMP system 620 and a data store 640 .
- the system 600 may be employed, for example, to characterize and/or control a CMP process.
- the wafer 610 may be a test wafer (e.g., contains only electrical resistance member(s), electrical resistance entities and/or electrical resistance related equipment) but during a characterizing and/or fabrication phase, the wafer 610 may be a production wafer incorporating IC features, electrical resistance member(s), electrical resistance entities and/or electrical resistance-relating equipment. Such features may include, but are not limited to, vias, plugs, lines and the like.
- the test wafer may be made of the same materials as a wafer requiring CMP processing to enable one to tailor the CMP process specifically to the wafers requiring CMP processing.
- the system 600 includes an electrical resistance monitoring system 630 that can be employed to gather electrical resistance information including, but not limited to, the electrical resistance of electrical resistance member(s) and/or entities embedded in the wafer 610 before the CMP process, electrical resistance(s) recorded during the chemical mechanical polishing process and the time associated with such reading, electrical resistance(s) recorded after revolutions of a polishing pad during the chemical mechanical polishing process and the number of revolutions associated with such reading, and electrical resistance(s) recorded after one or more percentages of the layers have been removed during the chemical mechanical polishing process and the percentage removed associated with such reading. Based at least in part upon the electrical resistance(s), the electrical resistance monitoring system 630 can determine associated wafer stress(es).
- various electrical resistance(s) may be monitored.
- the sequence in which such electrical resistance(s) are generated can be analyzed to determine the rate at which CMP is progressing and also to predict times when CMP may be substantially completed and/or times when an ex-situ quality control analysis may be appropriate.
- such a sequence of electrical resistance(s) may be employed to predict, for example, when subsequent processes are to be scheduled and/or when an abrasive pad should be replaced or conditioned.
- an electrical resistance signature S 1 may have been produced, which indicates that electrical resistance(s) readings should be taken at a second point in time T 2 and a third point in time T 3 and that it is likely that the CMP process may terminate at a time T 4 .
- an electrical resistance signature S 2 may be recorded and at a third point in time T 3 an electrical resistance signature S 3 may be recorded.
- equipment required for the semiconductor processing of the wafer 610 may be scheduled for T 4 .
- Analyzing the sequence of signatures, and the time required to produce transitions between such signatures can facilitate determining whether CMP is progressing at an acceptable rate, can facilitate predicting optimal times to pause a CMP process to probe the process and can facilitate determining when CMP should be terminated.
- Feedback information can be generated from such sequence analysis to maintain, increase and/or decrease the rate at which CMP progresses. For example, one or more slurry formulae and/or concentrations can be altered to affect the CMP rate based on the signature sequence analysis.
- Feed forward information can be generated to facilitate configuring subsequent fabrication processes. For example, feed forward control data employed in apparatus scheduling and/or initialization may be generated and fed forward to one or more processes and/or apparatus.
- non-linear training systems/methodologies e.g., back propagation, Bayesian, fuzzy sets, non-linear regression
- CMACS cerebella model arithmetic computer
- radial basis functions e.g., radial basis functions, directed search networks and function link networks
- the system 600 includes a data store 640 that can be employed to store the electrical resistance data, and other information (e.g., pad, slurry, pressure, motion) and relationship data.
- data can be stored in data structures including, but not limited to one or more lists, arrays, tables, databases (relational, hierarchical), stacks, heaps, linked lists and data cubes.
- the data can be stored in manners to facilitate processing like on line analytical processing (OLAP), data mining and online process control (OPC).
- the data can reside on one physical device and/or may be distributed between two or more physical devices (e.g., disk drives, tape drives, memory units).
- Analyses associated with the data stored in the data store 640 can be employed to control one or more CMP parameters (e.g., formula, components, concentration, time, pressure, material being polished, rotation speed) and in the present invention can be employed to terminate and/or pause CMP, for example.
- CMP parameters e.g., formula, components, concentration, time, pressure, material being polished, rotation speed
- the electrical resistance monitoring system 630 includes a relater that can be employed to produce relations between information including, but not limited to, wafer information, electrical resistance information, pad information, slurry information, pressure information and motion information, for example. Such relations may be stored, for example, in the data store 640 . Such relations may be stored, for example, in a relational database record, a hierarchical database record, an OLAP record, a data cube dimension record, an object and the like.
- the relater may be, for example, a computer component.
- the term “component” is intended to refer to a computer-related entity, either hardware, a combination of hardware and software, software, or software in execution.
- a component may be, but is not limited to being, a process running on a processor, a processor, an object, an executable, a thread of execution, a program, and a computer.
- a component may be, but is not limited to being, a process running on a processor, a processor, an object, an executable, a thread of execution, a program, and a computer.
- an application running on a server and the server can be a component.
- the system 600 can, optionally, include a CMP control system 650 that can be employed to analyze electrical resistance information, other information (e.g., temperature, pad, pressure, wafer, slurry, motion) and relations between such information to control the CMP system 620 .
- a CMP control system 650 can be employed to analyze electrical resistance information, other information (e.g., temperature, pad, pressure, wafer, slurry, motion) and relations between such information to control the CMP system 620 .
- electrical resistance(s) e.g., associated wafer stress(es)
- the CMP control system 650 may maintain the CMP parameters.
- the CMP control system 650 may adjust one or more CMP parameters (e.g., slurry dispense rate, pressure) to facilitate achieving such a desired result. More precise control can be employed to facilitate optimizing, for example, the chemical reaction (e.g., oxidation) employed in CMP and thus more precise CMP processes can be achieved, providing advantages over conventional systems.
- CMP parameters e.g., slurry dispense rate, pressure
- the CMP control system 650 may include an initializer that can be employed, for example, to initialize the CMP system 620 and/or a CMP process based on CMP characterization data.
- the initializer may be, for example, a computer component. Such initialization may be based, at least in part, on characterization data retrieved from the data store 640 , the electrical resistance monitoring system 630 and/or the CMP system 620 .
- the CMP control system 650 may configure parameter(s) including, but not limited to, one or more pressures (e.g., initial, average, maximum, minimum) at which the CMP system 620 should operate, the speed (e.g., initial, average, maximum, minimum) at which the CMP system 720 should operate, slurry parameters (e.g., formula, pH, concentration, particle density, particle size, etc.) and pad parameters (e.g., use current pad, get different pad, etc.).
- pressures e.g., initial, average, maximum, minimum
- speed e.g., initial, average, maximum, minimum
- pad parameters e.g., use current pad, get different pad, etc.
- the CMP control system 650 can be employed to facilitate establishing initial parameters for the CMP system 620 , which facilitates producing a desired CMP process (e.g., desired removal rate, desired defect level, desired planarity, desired uniformity) that can be monitored via the wafer 610 based electrical resistance member(s) and/or electrical resistance entities.
- a desired CMP process e.g., desired removal rate, desired defect level, desired planarity, desired uniformity
- the CMP control system further includes a controller that can be employed, in-situ, to update one or more CMP parameters (e.g., pressure, speed, slurry properties) to facilitate producing a higher quality CMP.
- a controller that can be employed, in-situ, to update one or more CMP parameters (e.g., pressure, speed, slurry properties) to facilitate producing a higher quality CMP.
- CMP parameters e.g., pressure, speed, slurry properties
- Such in-situ control may be based, for example, on electric resistance(s) read from the wafer 610 during CMP, where the electrical resistance(s) are correlated with the characterization data stored, for example, in the data store 640 .
- the controller may be, for example, a computer component.
- FIG. 8 illustrates one example CMP system 800 .
- the system 800 includes a rotating platen 810 upon which a polishing pad 820 has been placed.
- a slurry dispenser 840 is employed to dispense a layer of slurry 830 onto the polishing pad 820 .
- a wafer 850 upon which a chemical reaction (e.g., oxidation, hydrolysis) is and/or has occurred is maneuvered by a wafer carrier 860 to be brought in contact with the slurry 830 and/or the abrasive pad 820 to facilitate removing the reaction products.
- a chemical reaction e.g., oxidation, hydrolysis
- slurry system While a slurry system is illustrated, it is to be appreciated that the present invention can be employed in accordance with non-slurry systems. It is to be further appreciated that while a rotary system is illustrated, that the present invention can be employed with other systems (e.g., linear, orbital, etc.). Also, while a single wafer 850 and a single wafer carrier 860 are illustrated, it is to be appreciated that multiple wafer and/or wafer carrier systems can be employed in accordance with the present invention.
- FIG. 9 illustrates an example CMP process. Again, such CMP processes are well known in the art and thus are discussed only briefly herein for brevity.
- a wafer 920 whereupon one or more features 930 have been fabricated, and upon which a metal film 940 has been deposited, is presented to a CMP system 900 that includes a pad 910 upon which a slurry 950 has been dispensed. While a metal film 940 is described in association with FIG. 9, it is to be appreciated that CMP of other layers (e.g., polysilicon, dielectric) may be characterized by the present invention.
- the abrasive particles in the slurry 950 and/or pad 910 are employed to remove reaction products from the metal film 940 , which facilitates planarizing the metal film 940 and/or the features 930 .
- FIG. 10 is a flow diagram illustrating one particular methodology 1000 for carrying out a characterization and/or CMP control in accordance with an aspect of the present invention.
- general initializations occur.
- the initializations may include, but are not limited to, establishing data communications, establishing initial values, identifying communicating apparatus and/or processes and positioning CMP means and products, for example.
- a test wafer is acquired. As described above, one or more electrical resistance member(s) and/or electrical resistance entities arranged in various patterns at various depths in diverse layers may be associated with the test wafer.
- CMP processes performed on test wafers of varying thickness, with different metal layers (e.g., Cu, Ti, Ta, W, Al etc.), with different non-metal layers (e.g., polysilicon, dielectric) with or without IC features may be characterized by the method 1000 . While one characterization process may focus on a small set of wafers (e.g., all Cu, same pattern, same depths), a different characterization process may employ a larger set of wafers (e.g., Cu and Ti, different patterns, different depths) to facilitate characterizing different CMP processes.
- polishing the wafer begins.
- Information including, but not limited to wafer data, pad data, pressure data, motion data and/or slurry data, for example, may be recorded to facilitate creating relations that can be employed in characterizing the CMP process.
- electrical resistance(s) are read from the test wafer—it is to be appreciated that one or more electrical resistance(s) from one or more electrical resistance member(s) and/or electrical resistance entities may be read at 1040 .
- block 1040 may be performed substantially in parallel with block 1030 .
- the electrical resistance(s) readings may be gathered, for example, continuously and/or at discrete time intervals.
- the electrical resistance information may include, but is not limited to, electrical resistance(s) of electrical resistance member(s) and/or entities embedded in a wafer before the CMP process, wafer electrical resistance(s) recorded during the chemical mechanical polishing process and the time associated with such reading, electrical resistance(s) recorded after revolutions of a polishing pad during the chemical mechanical polishing process and the number of revolutions associated with such reading, and electrical resistance(s) recorded after percentages of the layers have been removed during the chemical mechanical polishing process and the percentage removed associated with such reading.
- the electrical resistance(s) can be used to determine wafer stress(es).
- Such relations may be employed, for example, in subsequent characterization analyses that employ techniques including, but not limited to, data mining, database analysis, regression analysis, neural network processing, machine learning analyses and other analytical techniques.
- the CMP process can be characterized.
- Such characterization may include, but is not limited to, producing information concerning wafer electrical resistance(s) as related to polishing rate, polishing uniformity, polishing time, polishing effects on pads, slurry usage and the introduction of defects to the wafer.
- Such characterization data can be employed, for example, to facilitate initializing production CMP runs to optimize such production runs by controlling wafer electrical resistance(s) and/or it may also be employed in controlling a CMP process.
- FIG. 11 is a flow diagram illustrating one particular methodology 1100 for carrying out a production run portion of the present invention that benefits from a characterization portion of the present invention like that described in association with FIG. 10.
- the initializations may include, but are not limited to, establishing data communications, establishing initial values, identifying communicating apparatus and/or processes and positioning chemical mechanical polishing means and products, for example.
- a production wafer is acquired.
- a production wafer may include IC features (e.g., vias, lines, holes, etc.) and may include one or more metal layers and/or substrate layers.
- IC features e.g., vias, lines, holes, etc.
- metal layers and/or substrate layers e.g., one or more metal layers and/or substrate layers.
- information concerning the production wafer e.g., type of metal layer, thickness of layer, current planarity, desired planarity, ratio of up area to down area, etc.
- other information e.g., pad information, slurry information, pressure information, motion information
- a relationship between wafer electrical resistance(s) and metal layer thickness, desired removal amount, desired removal rate and slurry formula, concentration and dispense rate may have been produced.
- a CMP apparatus and/or process may benefit from the relationship identified during the previous characterization process.
- the CMP apparatus and/or process may be programmed based on such relationship and/or other retrieved data to facilitate achieving and/or maintaining desired wafer electrical resistance(s) (e.g., wafer stress(es)).
- a slurry formula, concentration and dispense rate may be chosen that will increase the likelihood that a desired wafer stress(es) will be achieved and thus that such polishing will be achieved, given the current state of the pad, for example.
- the wafer is polished and at 1160 a determination is made concerning whether there is another wafer to polish. If the determination at 1160 is NO, then processing may conclude, otherwise processing may return to 1120 .
- FIGS. 10 and 11 describe a bifurcated system, where characterization occurs and then production wafers are fabricated
- FIG. 12 concerns a wafer 1200 with IC features 1210 and electrical resistance entities 1220 that can be employed, for example, by a method like that described in association with FIG. 13 to control a CMP process and/or to characterize a CMP process during production.
- FIG. 12 illustrates a wafer 1200 whereupon IC features 1210 have been fabricated. While six IC features 1210 are illustrated, it is to be appreciated that a greater and/or lesser number of such features may be present. Similarly, while three electrical resistance entities 1220 are illustrated, it is to be appreciated that a greater and/or lesser number of electrical resistance entities 1220 arranged in various patterns at various depths may be employed.
- FIG. 13 is a flow diagram illustrating one particular methodology 1300 for carrying out in-situ monitoring, controlling and/or characterization of a CMP process.
- general initializations occur.
- the initializations may include, but are not limited to, establishing data communications, establishing initial values, identifying communicating apparatus and/or processes and positioning chemical mechanical polishing means and products, for example.
- a production wafer is presented to the method 1300 .
- a production wafer may include IC features (e.g., vias, lines, holes, etc.) and may include one or more metal layers, polysilicon layers, dielectric layers and/or substrate layers and may also include one or more electrical resistance member(s), electrical resistance entities and/or associated electrical resistance-related equipment (e.g., circuitry and/or power supply).
- initial CMP parameters may be retrieved.
- Such parameters may be established to facilitate achieving and/or maintaining wafer electrical resistance(s) (e.g., wafer stress(es)) during CMP, which can facilitate achieving more precise chemical reactions in the CMP process.
- the CMP apparatus and/or process may be programmed based on such relationship and/or other retrieved data.
- a slurry formula, concentration and dispense rate may be chosen that will increase the likelihood that desired wafer stress(es) will be achieved and/or maintained and thus that such desired polishing will be achieved. Such selections may be predicated on the resulting wafer electrical resistance(s) and reaction rate.
- the wafer is polished and at 1360 electrical resistance information is recorded from the wafer-based electrical resistance member(s) and/or electrical resistance entities. While blocks 1350 and 1360 are illustrated as discrete blocks, it is to be appreciated that blocks 1350 and 1360 may be performed substantially in parallel so that electrical resistance monitoring can occur while the CMP is in progress. The electrical resistance(s) can be used to determine wafer stress(es).
- a determination is made concerning whether desired polish parameters e.g., electrical resistance(s), time, rate, planarity, etc.
- desired polish parameters e.g., electrical resistance(s), time, rate, planarity, etc.
- Such a determination may be based, for example, on electrical resistance(s) of the wafer. If the determination at 1380 is YES, then processing may return to 1350 . But if the determination at 1380 is NO, then at 1390 , one or more CMP parameters may be adjusted.
- CMP parameters including, but not limited to pressure, motion, speed, slurry dispense rate, and the like, may be adapted.
- the desired rate of removal of the 0.50 ⁇ m of the titanium of 200 nm/min is not being met, for example, if only 100 nm/min is being achieved, then the slurry dispense rate, the speed and/or the pressure may be adapted in an attempt to increase the removal rate.
- pad reconditioning and/or replacement may be scheduled.
- Such adaptations are facilitated by the relationships between electrical resistance(s) and CMP factors as determined during a characterization process.
- the electrical resistance data monitored at 1360 may be employed to update the characterization data.
Abstract
Description
- The present invention generally relates to semiconductor processing, and in particular to a system and method for characterizing chemical mechanical polishing (CMP) processes via wafer-based electrical resistance member(s) and/or electrical resistance entities.
- As semiconductors have become more complicated (e.g., increasing number of interconnect layers), the planarization of dielectric and metal layers has become more important to achieving desired critical dimensions (CDs) in such semiconductors. One technique employed in the planarization of layers is chemical mechanical polishing (CMP). In general, CMP is a surface planarization technique in which a wafer is processed by a polishing pad in the presence of an abrasive slurry (although recent slurry-free techniques are also employed). One goal of CMP is more global planarization with stricter planarization tolerances and more repeatable results. In CMP, high elevation features are selectively removed resulting in a topology with improved planarity. Such removal is achieved, at least in part, via a combination of a chemical process and an abrasive process.
- Some goals of CMP include achieving satisfactory planarity across a wafer, achieving desired film thickness uniformity, removing chemical reaction products and/or layers at a desired rate, achieving desired selectivity and/or endpoint detection and to not introduce defects into a wafer undergoing CMP. Whether these goals are achieved can depend on a variety of factors. Removal rate may depend, for example, on the type of material being removed, the relative velocity between the wafer and the abrasive pad, the temperature of the wafer, the slurry feed rate, the type of polishing motion employed, the slurry formula, the slurry pH, the concentration of solids in the slurry, slurry particle size, pad hardness and pad conditioning.
- The mechanics of metal CMP include chemically forming an oxide of the metal on the metal film surface on the wafer. The oxide is then removed mechanically via, for example, abrasives in the slurry. The mechanics of other CMP (e.g., polysilicon polish, dielectric polish) similarly involve a chemical reaction followed by a mechanical removal of reaction products.
- The polishing pad facilitates precisely removing reaction products at the wafer interface to facilitate precise layer thickness production. For example, CMP processes can be employed to precisely remove around 0.5 to 1.0 μm of material. The polishing pads may vary, for example, in hardness and density. For example, pads can be relatively stiff or relatively flexible. A less stiff pad will conform more easily to the topography of a wafer and thus while reducing planarity may facilitate faster removal of material in down areas. Conversely, a stiffer/less flexible pad may produce better planarity but may result in slower removal in down areas. The degree to which the pad conforms to the topography can affect the friction between the pad, slurry and wafer. Furthermore, the polishing pads may glaze during processing of wafers, which again may affect the abrasiveness and thus heat generated by friction during CMP. For example, a new pad may achieve a removal rate of around 210 nm/min while a pad that has been employed to polish fifty wafers may only achieve a removal rate of around 75 nm/min. Thus, the rate at which CMP progresses may vary depending on, for example, the hardness, density and glazing of the pad employed.
- The rate at which CMP progresses may also vary depending on parameters of the slurry employed. Slurries may consist, for example, of small abrasive particles suspended in a solution (e.g., aqueous solution). Acids or bases can be added to such solutions to facilitate, for example, the oxidation of the metal on the wafer and/or other chemical reactions involved in other non-metal CMP processes. Slurry parameters that may impact polishing rates include, but are not limited to, the chemical composition of the slurry, the concentration of solids in the slurry, the solid particles in the slurry and the temperature of the wafer to which the slurry is applied.
- Conventional CMP processes have either lacked control systems, requiring pre-calculated CMP parameters based on theoretical or indirect empirical data, or have had indirect control, which is based on indirect information. Such predetermined, theoretical and/or indirect measurement based parameters do not provide adequate initialization and/or monitoring and thus do not facilitate precise characterization and/or control of the CMP process.
- Fabricating an integrated circuit (IC) typically includes sequentially depositing conducting, semiconducting and/or insulating layers on a silicon wafer. One fabrication step includes depositing a metal layer over previous layers and planarizing the metal layer. For example, trenches or holes in an insulating layer may be filled with a conducting metal. After CMP planarization, portions of the conductive metal remaining between the raised pattern of an insulating layer may form, for example, vias, plugs and/or lines. The precision with which such vias, plugs and/or lines can be formed affects the achievable CDs for an IC, and thus improvements in characterizing and/or controlling a CMP process are desired.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an extensive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts of the invention in a simplified form as a prelude to the more detailed description presented later.
- The present invention provides a system and method that facilitates characterizing and/or controlling a chemical mechanical polishing (CMP) process by gathering wafer stress information during CMP processing, where the wafer stress(es) are determined from electrical resistance member(s) and/or electrical resistance entities in the wafer. Thus, accuracy improvements over conventional systems that only indirectly measure wafer stress(es) (e.g., defect(s)) by measuring the pressure of an abrasive pad may be achieved. The system includes wafer-based electrical resistance member(s) and/or entities and apparatus to determine wafer stress(es) from such wafer-based electrical resistance member(s) and/or entities.
- One example of the system further includes a data store that can be employed to store data including, but not limited to, electrical resistance information, slurry information, wafer information, motion (e.g., rotary, orbital, linear) information, and abrasive pad information associated with the CMP process being characterized. Another example of the system further includes a CMP control system that can be employed to analyze such wafer stress, slurry, wafer, pressure, motion, and/or pad information to facilitate characterizing a CMP process, to facilitate selecting CMP process parameters and/or for controlling, in-situ, a CMP process.
- The present invention thus provides a technique to monitor electrical resistance(s) of electrical resistance member(s) and/or electrical resistance entities in a wafer during CMP processing. The present invention can be employed in CMP processing of metal films including, but not limited to, copper (Cu), tantalum (Ta), gold (Au), tungsten (W), aluminum (Al) and titanium (Ti), and alloys thereof, for example. The present invention can also be employed in CMP processing of layers including, but not limited to, polysilicon layers and dielectric layers. To facilitate retrieving wafer electrical resistance(s), the substrate may include signal processing circuitry, a power source, and other components, for example. The monitored electrical resistance information can be used to determine wafer stress(es).
- In another example of the present invention, the system includes a wafer that has a metal layer and/or substrate and electrical resistance member(s) and/or electrical resistance entities located in and/or on the metal layer and/or a substrate. The system also includes a electrical resistance monitoring system that can read the wafer electrical resistance(s) from the electrical resistance member(s) and/or electrical resistance entities and determine wafer stress(es) to characterize the CMP process. Characterizing the CMP process includes producing information concerning factors including, but not limited to, polishing rate, polishing uniformity and introduction of defects during polishing. The factors can be correlated, for example, with polishing parameters including, but not limited to, polishing time, polishing temperature, polishing pressure, polishing speed, slurry properties and wafer/metal layer properties as related to wafer stress information. For example, rotation speed, pressure and removal rate may be identifiable by stress(es) of the wafer. Such characterization can be employed, for example, to facilitate initializing subsequent chemical mechanical polishing processes and/or apparatus and/or to control such chemical mechanical polishing processes and/or apparatus.
- To the accomplishment of the foregoing and related ends, the invention, then, comprises the features hereinafter fully described and particularly pointed out in the claims. The following description and the drawings set forth in detail certain illustrative embodiments of the invention. These embodiments are indicative, however of but a few of the various ways in which the principles of the invention may be employed. Other objects, advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the drawings.
- FIG. 1 illustrates a wafer with associated electrical resistance members in accordance with an aspect of the present invention.
- FIG. 2 illustrates a wafer with associated electrical resistance members in two directions in accordance with an aspect of the present invention.
- FIG. 3 illustrates a wafer with associated electrical resistance members in three directions in accordance with an aspect of the present invention.
- FIG. 4 illustrates a wafer with a layer and a substrate associated with various configurations of electrical resistance members in accordance with an aspect of the present invention.
- FIG. 5 illustrates a wafer with associated electrical resistance members in accordance with an aspect of the present invention.
- FIG. 6 is a block diagram of a CMP characterizing system, in accordance with an aspect of the present invention.
- FIG. 7 is a block diagram of a CMP characterizing and controlling system, in accordance with an aspect of the present invention.
- FIG. 8 illustrates one example CMP system.
- FIG. 9 illustrates an example CMP process.
- FIG. 10 is a flow diagram illustrating an example methodology for characterizing and/or controlling a CMP process, in accordance with an aspect of the present invention.
- FIG. 11 is a flow diagram illustrating an example methodology for programming a CMP process based, at least in part, on CMP characterization data, in accordance with an aspect of the present invention.
- FIG. 12 illustrates a wafer with features and electrical resistance members in accordance with an aspect of the present invention.
- FIG. 13 is a flow diagram illustrating an example methodology for monitoring and/or controlling a CMP process based, at least in part, on CMP characterization data, in accordance with an aspect of the present invention.
- The present invention will now be described with reference to the drawings, where like reference numerals are used to refer to like elements throughout. The following detailed description is of the best modes presently contemplated by the inventors for practicing the invention. It should be understood that the description of these aspects are merely illustrative and that they should not be taken in a limiting sense.
- Referring to FIG. 1, a
wafer 100 with a first electrical resistance member(s) 110 in accordance with an aspect of the present invention is illustrated. Thewafer 100 may include one or more substrate layers (e.g., monocrystalline silicon, SiO2), one or more conducting layers (e.g., metal), one or more semiconducting layers and one or more insulating layers, for example. Semiconductor wafer composition and fabrication techniques are well known in the art and thus are omitted for the sake of brevity. However, conventional wafers have not typically included electrical resistance members for use in CMP. - The first electrical resistance member(s)110 can be located in and/or on the polysilicon layers, metal layers, the dielectric layers and/or the substrate layers and can be electrically isolated in one or more of these layer(s). The first electrical resistance member(s) 110 are oriented in a first direction (e.g., x). In the instance where the first electrical resistance member(s) 110 are located in and/or adjacent to metal layer(s), the first electrical resistance member(s) 110 can be electrically isolated (e.g., insulated) from the metal layer(s).
- The first electrical resistance member(s)110 have an associated electrical resistance which changes with a stress (e.g., mechanical) change in the first direction (e.g., piezoresistive change). For example, the first electrical resistance member(s) 110 can comprise a semiconductor material such as doped amorphous or polycrystalline silicon. Additionally, the first electrical resistance member(s) 110 can be a resistive polymer. The associated electrical resistance can be used, for example, by a system (not shown) to determine wafer stress.
- Turning next to FIG. 2, a
wafer 200 with electrical resistance members in two directions in accordance with an aspect of the present invention. Thewafer 200 includes first electrical resistance member(s) 110 and second electrical resistance member(s) 120. Thewafer 200 may include one or more substrate layers (e.g., SiO2), one or more conducting layers (e.g., metal), one or more semiconducting layers and one or more insulating layers, for example. - The first electrical resistance member(s)110 and/or the second electrical resistance members(s) 120 can be located in and/or on the polysilicon layers, metal layers, the dielectric layers and/or the substrate layers and can be electrically isolated in one or more of these layer(s). The first electrical resistance member(s) 110 are oriented in a first direction (e.g., x) while the second electrical resistance member(s) 120 are oriented in a second direction (e.g., y). For example, the first electrical resistance member(s) 110 can be substantially orthogonal to the second electrical resistance member(s) 120. Further, the first electrical resistance member(s) 110 can be electrically (e.g., conductively) coupled to the second electrical resistance member(s) 120—forming an electrical resistance entity 122. The second electric resistance member(s) 120 have an associated electrical resistance which changes with a stress (e.g., mechanical) change in the second direction (e.g., piezoresistive change). In the instance where the second electrical resistance member(s) 120 are located in and/or adjacent to metal layer(s), the second electrical resistance member(s) 120 can be electrically isolated (e.g., insulated) from the metal layer(s).
- Next, referring to FIG. 3, a
wafer 300 with electrical resistance members in three directions in accordance with an aspect of the present invention. Thewafer 300 includes first electrical resistance member(s) 110, second electrical resistance member(s) 120 and third electrical resistance member(s) 130. Thewafer 200 may include one or more substrate layers (e.g., SiO2), one or more conducting layers (e.g., metal), one or more semiconducting layers and one or more insulating layers, for example. - The first electrical resistance member(s)110, the second electrical resistance members(s) 120 and/or the third electrical resistance member(s) 130 can be located in and/or on the polysilicon layers, metal layers, the dielectric layers and/or the substrate layers and can be electrically isolated in one or more of these layer(s). The first electrical resistance member(s) 110 are oriented in a first direction (e.g., x), the second electrical resistance member(s) 120 are oriented in a second direction (e.g., y) and the third electrical resistance member(s) 130 are oriented in a third direction (e.g., z). For example, the first electrical resistance member(s) 110 can be substantially orthogonal to the second electrical resistance member(s) 120. Further, the first electrical resistance member(s) 110 and the second electrical resistance member(s) can be substantially orthogonal to the third electrical resistance member(s) 130. In the instance where the third electrical resistance member(s) 130 are located in and/or adjacent to metal layer(s), the third electrical resistance member(s) 130 can be electrically isolated (e.g., insulated) from the metal layer(s).
- The first electrical resistance member(s)110 can be electrically (e.g., conductively) coupled to the second electrical resistance member(s) 120 and/or the third electrical resistance member(s) 130—forming an
electrical resistance entity 124. The third electrical resistance member(s) 130 can have an associated electrical resistance which changes with a stress (e.g., mechanical) change in the third direction (e.g., piezoresistive change). - While FIG. 3 illustrates a
wafer 300 that includes a plurality of first electrical resistance member(s) 110, second electrical resistance member(s) 120, and third electrical resistance member(s) 130, it is to be appreciated that single first electrical resistance member(s) 110, second electrical resistance member(s) 120, and/or third electrical resistance member(s) 130 may be employed with the present invention. The first electrical resistance member(s) 110, second electrical resistance member(s) 120, third electrical resistance member(s) 130, and/or combination(s) thereof may be arranged on thewafer 300 in various schemes. For example, in FIG. 3, theelectrical resistance members electrical resistance members - Turning to FIG. 4, a wafer with a
layer 410 and asubstrate 420 associated with various configurations of electrical resistance entity in accordance with an aspect of the present invention. A firstelectrical resistance entity 430 is illustrated as being positioned on thelayer 410 while a secondelectrical resistance entity 440 is illustrated as being positioned above and in thelayer 410 and a thirdelectrical resistance entity 450 is illustrated as being positioned in both thelayer 410 and thesubstrate layer 420. - The first
electrical resistance entity 430, the secondelectrical resistance entity 440 and/or the thirdelectrical resistance entity 450 can comprise electrical resistance member(s) oriented in one, two and/or three directions. Thus, the firstelectrical resistance entity 430, the secondelectrical resistance entity 440, and/or the thirdelectrical resistance entity 450 can have associated electrical resistance(s) which change with stress change(s) in one, two and/or three direction(s) (e.g., piezoresistance change(s)). - While FIG. 4 illustrates three electrical resistance entity locations, it is to be appreciated that a
wafer 400 may be fabricated with a greater and/or lesser number of electrical resistance entities and that other electrical resistance entity locations can be employed in accordance with the present invention. It is to be further appreciated that electrical resistance entities may be employed in various type of layers including, but not limited to, metal, polysilicon layers and dielectric layers. - Thus, FIG. 5 presents a top view and a cross section view of a
wafer 500. Thewafer 500 has two rings ofelectrical resistance entities first ring 510 is comprised of individualelectrical resistance entities 512 placed at a substantially uniform depth within alayer 530 of thewafer 500. Thesecond ring 520 is comprised of individualelectrical resistance entities 514 distributed at different levels throughout thelayer 530 and asubstrate layer 540. - While FIG. 5 illustrates a possible arrangement and depth distribution, it is to be appreciated that other arrangements and depth distributions can be employed in accordance with the present invention. Furthermore, while FIG. 5 illustrates electrical resistance entities in a wafer, it is to be appreciated that other electrical resistance-related equipment (e.g., signal processing circuitry, power source, electrical resistance processor etc.) may be incorporated onto and/or into a wafer in accordance with the present invention to facilitate reading electrical resistance data from electrical resistance entities associated with a wafer. Furthermore, while FIG. 5 does not illustrate IC features fabricated into and/or onto a wafer, it is to be appreciated that such features may co-exist with the electrical resistance entities and/or electrical resistance-related equipment.
- Turning now to FIG. 6, a block diagram of a CMP characterizing and controlling
system 600 is illustrated. The CMP characterizing system 600 awafer 610 that includes one or more electrical resistance member(s) and/or electrical resistance entities as described above, aCMP system 620 and adata store 640. - The
system 600 may be employed, for example, to characterize and/or control a CMP process. Thus, during a characterizing only phase, thewafer 610 may be a test wafer (e.g., contains only electrical resistance member(s), electrical resistance entities and/or electrical resistance related equipment) but during a characterizing and/or fabrication phase, thewafer 610 may be a production wafer incorporating IC features, electrical resistance member(s), electrical resistance entities and/or electrical resistance-relating equipment. Such features may include, but are not limited to, vias, plugs, lines and the like. The test wafer may be made of the same materials as a wafer requiring CMP processing to enable one to tailor the CMP process specifically to the wafers requiring CMP processing. - The
system 600 includes an electricalresistance monitoring system 630 that can be employed to gather electrical resistance information including, but not limited to, the electrical resistance of electrical resistance member(s) and/or entities embedded in thewafer 610 before the CMP process, electrical resistance(s) recorded during the chemical mechanical polishing process and the time associated with such reading, electrical resistance(s) recorded after revolutions of a polishing pad during the chemical mechanical polishing process and the number of revolutions associated with such reading, and electrical resistance(s) recorded after one or more percentages of the layers have been removed during the chemical mechanical polishing process and the percentage removed associated with such reading. Based at least in part upon the electrical resistance(s), the electricalresistance monitoring system 630 can determine associated wafer stress(es). - As CMP progresses, various electrical resistance(s) may be monitored. The sequence in which such electrical resistance(s) are generated can be analyzed to determine the rate at which CMP is progressing and also to predict times when CMP may be substantially completed and/or times when an ex-situ quality control analysis may be appropriate. Furthermore, such a sequence of electrical resistance(s) may be employed to predict, for example, when subsequent processes are to be scheduled and/or when an abrasive pad should be replaced or conditioned.
- For example, at a first point in time T1, an electrical resistance signature S1 may have been produced, which indicates that electrical resistance(s) readings should be taken at a second point in time T2 and a third point in time T3 and that it is likely that the CMP process may terminate at a time T4. Thus, at the second point in time T2 an electrical resistance signature S2 may be recorded and at a third point in time T3 an electrical resistance signature S3 may be recorded. Furthermore, equipment required for the semiconductor processing of the
wafer 610 may be scheduled for T4. - Analyzing the sequence of signatures, and the time required to produce transitions between such signatures can facilitate determining whether CMP is progressing at an acceptable rate, can facilitate predicting optimal times to pause a CMP process to probe the process and can facilitate determining when CMP should be terminated. Feedback information can be generated from such sequence analysis to maintain, increase and/or decrease the rate at which CMP progresses. For example, one or more slurry formulae and/or concentrations can be altered to affect the CMP rate based on the signature sequence analysis. Feed forward information can be generated to facilitate configuring subsequent fabrication processes. For example, feed forward control data employed in apparatus scheduling and/or initialization may be generated and fed forward to one or more processes and/or apparatus. It is to be appreciated that various aspects of the present invention may employ technologies associated with facilitating unconstrained optimization and/or minimization of error costs. Thus, non-linear training systems/methodologies (e.g., back propagation, Bayesian, fuzzy sets, non-linear regression), or other neural networking paradigms including mixture of experts, cerebella model arithmetic computer (CMACS), radial basis functions, directed search networks and function link networks may be employed.
- The
system 600 includes adata store 640 that can be employed to store the electrical resistance data, and other information (e.g., pad, slurry, pressure, motion) and relationship data. Such data can be stored in data structures including, but not limited to one or more lists, arrays, tables, databases (relational, hierarchical), stacks, heaps, linked lists and data cubes. Furthermore, the data can be stored in manners to facilitate processing like on line analytical processing (OLAP), data mining and online process control (OPC). The data can reside on one physical device and/or may be distributed between two or more physical devices (e.g., disk drives, tape drives, memory units). Analyses associated with the data stored in thedata store 640 can be employed to control one or more CMP parameters (e.g., formula, components, concentration, time, pressure, material being polished, rotation speed) and in the present invention can be employed to terminate and/or pause CMP, for example. - In one example of the present invention, the electrical
resistance monitoring system 630 includes a relater that can be employed to produce relations between information including, but not limited to, wafer information, electrical resistance information, pad information, slurry information, pressure information and motion information, for example. Such relations may be stored, for example, in thedata store 640. Such relations may be stored, for example, in a relational database record, a hierarchical database record, an OLAP record, a data cube dimension record, an object and the like. The relater may be, for example, a computer component. As used in this application, the term “component” is intended to refer to a computer-related entity, either hardware, a combination of hardware and software, software, or software in execution. For example, a component may be, but is not limited to being, a process running on a processor, a processor, an object, an executable, a thread of execution, a program, and a computer. By way of illustration, both an application running on a server and the server can be a component. - As illustrated in FIG. 7, the
system 600 can, optionally, include aCMP control system 650 that can be employed to analyze electrical resistance information, other information (e.g., temperature, pad, pressure, wafer, slurry, motion) and relations between such information to control theCMP system 620. By way of illustration, if desired electrical resistance(s) (e.g., associated wafer stress(es)) have been achieved, then theCMP control system 650 may maintain the CMP parameters. By way of further illustration, if desired electrical resistance(s) (e.g., associated wafer stress(es)) have not been achieved, (e.g., surface defect(s) causing stress on electrical resistance member(s)), then theCMP control system 650 may adjust one or more CMP parameters (e.g., slurry dispense rate, pressure) to facilitate achieving such a desired result. More precise control can be employed to facilitate optimizing, for example, the chemical reaction (e.g., oxidation) employed in CMP and thus more precise CMP processes can be achieved, providing advantages over conventional systems. - In one example of the present invention, the
CMP control system 650 may include an initializer that can be employed, for example, to initialize theCMP system 620 and/or a CMP process based on CMP characterization data. The initializer may be, for example, a computer component. Such initialization may be based, at least in part, on characterization data retrieved from thedata store 640, the electricalresistance monitoring system 630 and/or theCMP system 620. For example, when theCMP system 620 is presented with awafer 610 with known characteristics (e.g., layer type, thickness, initial planarity, desired planarity, etc.), theCMP control system 650 may configure parameter(s) including, but not limited to, one or more pressures (e.g., initial, average, maximum, minimum) at which theCMP system 620 should operate, the speed (e.g., initial, average, maximum, minimum) at which the CMP system 720 should operate, slurry parameters (e.g., formula, pH, concentration, particle density, particle size, etc.) and pad parameters (e.g., use current pad, get different pad, etc.). Thus, theCMP control system 650 can be employed to facilitate establishing initial parameters for theCMP system 620, which facilitates producing a desired CMP process (e.g., desired removal rate, desired defect level, desired planarity, desired uniformity) that can be monitored via thewafer 610 based electrical resistance member(s) and/or electrical resistance entities. - In another example of the present invention, the CMP control system further includes a controller that can be employed, in-situ, to update one or more CMP parameters (e.g., pressure, speed, slurry properties) to facilitate producing a higher quality CMP. Such in-situ control may be based, for example, on electric resistance(s) read from the
wafer 610 during CMP, where the electrical resistance(s) are correlated with the characterization data stored, for example, in thedata store 640. The controller may be, for example, a computer component. - FIG. 8 illustrates one
example CMP system 800. Such systems are well known in the art and thus are only briefly discussed herein. Thesystem 800 includes arotating platen 810 upon which apolishing pad 820 has been placed. Aslurry dispenser 840 is employed to dispense a layer ofslurry 830 onto thepolishing pad 820. Awafer 850, upon which a chemical reaction (e.g., oxidation, hydrolysis) is and/or has occurred is maneuvered by awafer carrier 860 to be brought in contact with theslurry 830 and/or theabrasive pad 820 to facilitate removing the reaction products. While a slurry system is illustrated, it is to be appreciated that the present invention can be employed in accordance with non-slurry systems. It is to be further appreciated that while a rotary system is illustrated, that the present invention can be employed with other systems (e.g., linear, orbital, etc.). Also, while asingle wafer 850 and asingle wafer carrier 860 are illustrated, it is to be appreciated that multiple wafer and/or wafer carrier systems can be employed in accordance with the present invention. - FIG. 9 illustrates an example CMP process. Again, such CMP processes are well known in the art and thus are discussed only briefly herein for brevity. A
wafer 920, whereupon one ormore features 930 have been fabricated, and upon which ametal film 940 has been deposited, is presented to aCMP system 900 that includes apad 910 upon which aslurry 950 has been dispensed. While ametal film 940 is described in association with FIG. 9, it is to be appreciated that CMP of other layers (e.g., polysilicon, dielectric) may be characterized by the present invention. The abrasive particles in theslurry 950 and/or pad 910 are employed to remove reaction products from themetal film 940, which facilitates planarizing themetal film 940 and/or thefeatures 930. - In view of the exemplary systems shown and described above, methodologies that may be implemented in accordance with the present invention will be better appreciated with reference to the flow charts of FIGS. 10, 11 and13. While, for purposes of simplicity of explanation, the methodologies are shown and described as a series of blocks, it is to be understood and appreciated that the present invention is not limited by the order of the blocks, as some blocks may, in accordance with the present invention, occur in different orders and/or concurrently with other blocks from that shown and described herein. Moreover, not all illustrated blocks may be required to implement a methodology in accordance with the present invention.
- FIG. 10 is a flow diagram illustrating one
particular methodology 1000 for carrying out a characterization and/or CMP control in accordance with an aspect of the present invention. At 1010, general initializations occur. The initializations may include, but are not limited to, establishing data communications, establishing initial values, identifying communicating apparatus and/or processes and positioning CMP means and products, for example. At 1020, a test wafer is acquired. As described above, one or more electrical resistance member(s) and/or electrical resistance entities arranged in various patterns at various depths in diverse layers may be associated with the test wafer. CMP processes performed on test wafers of varying thickness, with different metal layers (e.g., Cu, Ti, Ta, W, Al etc.), with different non-metal layers (e.g., polysilicon, dielectric) with or without IC features may be characterized by themethod 1000. While one characterization process may focus on a small set of wafers (e.g., all Cu, same pattern, same depths), a different characterization process may employ a larger set of wafers (e.g., Cu and Ti, different patterns, different depths) to facilitate characterizing different CMP processes. At 1030, polishing the wafer begins. Information including, but not limited to wafer data, pad data, pressure data, motion data and/or slurry data, for example, may be recorded to facilitate creating relations that can be employed in characterizing the CMP process. At 1040, electrical resistance(s) are read from the test wafer—it is to be appreciated that one or more electrical resistance(s) from one or more electrical resistance member(s) and/or electrical resistance entities may be read at 1040. Furthermore, it is to be appreciated thatblock 1040 may be performed substantially in parallel withblock 1030. The electrical resistance(s) readings may be gathered, for example, continuously and/or at discrete time intervals. The electrical resistance information may include, but is not limited to, electrical resistance(s) of electrical resistance member(s) and/or entities embedded in a wafer before the CMP process, wafer electrical resistance(s) recorded during the chemical mechanical polishing process and the time associated with such reading, electrical resistance(s) recorded after revolutions of a polishing pad during the chemical mechanical polishing process and the number of revolutions associated with such reading, and electrical resistance(s) recorded after percentages of the layers have been removed during the chemical mechanical polishing process and the percentage removed associated with such reading. The electrical resistance(s) can be used to determine wafer stress(es). - At1050, a determination is made concerning whether the CMP is complete. If the determination at 1050 is NO, then processing returns to 1030. While
block 1050 is shown as a discrete block, separate from 1030 and 1040, it is to be appreciated that such blocks may be performed substantially in parallel. If the determination at 1050 is YES, then at 1060, information is stored. Such information can include, but is not limited to, electrical resistance information, slurry information, pad information, pressure information, motion information and polish data (e.g., polish time, material removed, number of revolutions, etc.). At 1060, in addition to and/or alternatively, relations between the information described above may be stored. Such relations may be employed, for example, in subsequent characterization analyses that employ techniques including, but not limited to, data mining, database analysis, regression analysis, neural network processing, machine learning analyses and other analytical techniques. Thus, the CMP process can be characterized. Such characterization may include, but is not limited to, producing information concerning wafer electrical resistance(s) as related to polishing rate, polishing uniformity, polishing time, polishing effects on pads, slurry usage and the introduction of defects to the wafer. Such characterization data can be employed, for example, to facilitate initializing production CMP runs to optimize such production runs by controlling wafer electrical resistance(s) and/or it may also be employed in controlling a CMP process. - At1070 a determination is made concerning whether there is another wafer to polish during the CMP characterization process. If the determination at 1070 is NO, then processing can conclude, otherwise processing may return to 1020.
- FIG. 11 is a flow diagram illustrating one
particular methodology 1100 for carrying out a production run portion of the present invention that benefits from a characterization portion of the present invention like that described in association with FIG. 10. At 1110, general initializations occur. The initializations may include, but are not limited to, establishing data communications, establishing initial values, identifying communicating apparatus and/or processes and positioning chemical mechanical polishing means and products, for example. - At1110, a production wafer is acquired. Such a production wafer may include IC features (e.g., vias, lines, holes, etc.) and may include one or more metal layers and/or substrate layers. Based, at least in part, on information concerning the production wafer (e.g., type of metal layer, thickness of layer, current planarity, desired planarity, ratio of up area to down area, etc.), and other information (e.g., pad information, slurry information, pressure information, motion information), at 1130, initial CMP parameters may be retrieved. By way of illustration, during a characterization process, a relationship between wafer electrical resistance(s) and metal layer thickness, desired removal amount, desired removal rate and slurry formula, concentration and dispense rate may have been produced. Thus, rather than employ generic CMP parameters that may not produce desired wafer electrical resistance(s), a CMP apparatus and/or process may benefit from the relationship identified during the previous characterization process. Thus, at 1140, the CMP apparatus and/or process may be programmed based on such relationship and/or other retrieved data to facilitate achieving and/or maintaining desired wafer electrical resistance(s) (e.g., wafer stress(es)). Based on such data, and on characterization data produced during a characterization phase, a slurry formula, concentration and dispense rate may be chosen that will increase the likelihood that a desired wafer stress(es) will be achieved and thus that such polishing will be achieved, given the current state of the pad, for example.
- At1150, the wafer is polished and at 1160 a determination is made concerning whether there is another wafer to polish. If the determination at 1160 is NO, then processing may conclude, otherwise processing may return to 1120.
- While FIGS. 10 and 11 describe a bifurcated system, where characterization occurs and then production wafers are fabricated, FIG. 12 concerns a
wafer 1200 with IC features 1210 andelectrical resistance entities 1220 that can be employed, for example, by a method like that described in association with FIG. 13 to control a CMP process and/or to characterize a CMP process during production. Thus, FIG. 12 illustrates awafer 1200 whereupon IC features 1210 have been fabricated. While sixIC features 1210 are illustrated, it is to be appreciated that a greater and/or lesser number of such features may be present. Similarly, while threeelectrical resistance entities 1220 are illustrated, it is to be appreciated that a greater and/or lesser number ofelectrical resistance entities 1220 arranged in various patterns at various depths may be employed. - FIG. 13 is a flow diagram illustrating one
particular methodology 1300 for carrying out in-situ monitoring, controlling and/or characterization of a CMP process. At 1310, general initializations occur. The initializations may include, but are not limited to, establishing data communications, establishing initial values, identifying communicating apparatus and/or processes and positioning chemical mechanical polishing means and products, for example. - At1320, a production wafer is presented to the
method 1300. Such a production wafer may include IC features (e.g., vias, lines, holes, etc.) and may include one or more metal layers, polysilicon layers, dielectric layers and/or substrate layers and may also include one or more electrical resistance member(s), electrical resistance entities and/or associated electrical resistance-related equipment (e.g., circuitry and/or power supply). Based, at least in part, on information concerning the production wafer (e.g., type of layer, thickness of layer, current planarity, desired planarity, ratio of up area to down area, etc.), and other information (e.g., electrical resistance information, pad information, slurry information, pressure information, motion information), at 1330, initial CMP parameters may be retrieved. Such parameters may be established to facilitate achieving and/or maintaining wafer electrical resistance(s) (e.g., wafer stress(es)) during CMP, which can facilitate achieving more precise chemical reactions in the CMP process. At 1340, the CMP apparatus and/or process may be programmed based on such relationship and/or other retrieved data. Based on such data, and on characterization data produced during a characterization phase, a slurry formula, concentration and dispense rate may be chosen that will increase the likelihood that desired wafer stress(es) will be achieved and/or maintained and thus that such desired polishing will be achieved. Such selections may be predicated on the resulting wafer electrical resistance(s) and reaction rate. - At1350, the wafer is polished and at 1360 electrical resistance information is recorded from the wafer-based electrical resistance member(s) and/or electrical resistance entities. While
blocks - At1370, a determination is made concerning whether the CMP is complete. If the determination at 1370 is YES, then processing can conclude, otherwise, processing may proceed to 1380. At 1380, a determination is made concerning whether desired polish parameters (e.g., electrical resistance(s), time, rate, planarity, etc.) are being achieved by the CMP process. Such a determination may be based, for example, on electrical resistance(s) of the wafer. If the determination at 1380 is YES, then processing may return to 1350. But if the determination at 1380 is NO, then at 1390, one or more CMP parameters may be adjusted. By way of illustration and not limitation, CMP parameters including, but not limited to pressure, motion, speed, slurry dispense rate, and the like, may be adapted. By way of further illustration, if the desired rate of removal of the 0.50 μm of the titanium of 200 nm/min is not being met, for example, if only 100 nm/min is being achieved, then the slurry dispense rate, the speed and/or the pressure may be adapted in an attempt to increase the removal rate. Furthermore, if the removal rate is not being met, then pad reconditioning and/or replacement may be scheduled. Such adaptations are facilitated by the relationships between electrical resistance(s) and CMP factors as determined during a characterization process. In one example of the present invention, to facilitate providing an up-to-date CMP characterization, the electrical resistance data monitored at 1360 may be employed to update the characterization data.
- Described above are preferred embodiments of the present invention. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the present invention, but one of ordinary skill in the art will recognize that many further combinations and permutations of the present invention are possible. Accordingly, the present invention is intended to embrace all such alterations, modifications and variations that fall within the spirit and scope of the appended claims.
Claims (41)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/034,233 US20030188829A1 (en) | 2001-12-27 | 2001-12-27 | Integrated pressure sensor for measuring multiaxis pressure gradients |
PCT/US2002/041412 WO2003057407A1 (en) | 2001-12-27 | 2002-12-23 | System for measuring multi-axis pressure gradients in a semiconductor during a polishing process |
AU2002357381A AU2002357381A1 (en) | 2001-12-27 | 2002-12-23 | System for measuring multi-axis pressure gradients in a semiconductor during a polishing process |
TW091137420A TW200308006A (en) | 2001-12-27 | 2002-12-26 | Integrated pressure sensor for measuring multi-axis pressure gradients |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/034,233 US20030188829A1 (en) | 2001-12-27 | 2001-12-27 | Integrated pressure sensor for measuring multiaxis pressure gradients |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030188829A1 true US20030188829A1 (en) | 2003-10-09 |
Family
ID=21875112
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/034,233 Abandoned US20030188829A1 (en) | 2001-12-27 | 2001-12-27 | Integrated pressure sensor for measuring multiaxis pressure gradients |
Country Status (4)
Country | Link |
---|---|
US (1) | US20030188829A1 (en) |
AU (1) | AU2002357381A1 (en) |
TW (1) | TW200308006A (en) |
WO (1) | WO2003057407A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070015464A1 (en) * | 2005-07-12 | 2007-01-18 | Mark Disalvo | Interactive venue system |
US20080087069A1 (en) * | 2006-10-03 | 2008-04-17 | Sensarray Corporation | Pressure Sensing Device |
US7722434B2 (en) | 2005-03-29 | 2010-05-25 | Kla-Tencor Corporation | Apparatus for measurement of parameters in process equipment |
TWI826877B (en) * | 2020-12-18 | 2023-12-21 | 美商應用材料股份有限公司 | Methods of polishing a substrate and matching polishing performance between polishing systems |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7023455B2 (en) * | 2017-01-23 | 2022-02-22 | 不二越機械工業株式会社 | Work polishing method and work polishing equipment |
WO2020137802A1 (en) * | 2018-12-28 | 2020-07-02 | 株式会社荏原製作所 | Pad temperature adjusting device, pad temperature adjusting method, polishing device, and polishing system |
KR20220123053A (en) * | 2020-05-14 | 2022-09-05 | 어플라이드 머티어리얼스, 인코포레이티드 | Techniques and polishing systems for training neural networks for use in in-situ monitoring during polishing |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4878315A (en) * | 1985-09-03 | 1989-11-07 | The Charles Stark Draper Laboratory, Inc. | Griding guide and method |
US5405786A (en) * | 1993-12-16 | 1995-04-11 | Kulite Semiconductor Products, Inc. | Stress sensitive P-N junction devices formed from porous silicon and methods for producing the same |
US5720845A (en) * | 1996-01-17 | 1998-02-24 | Liu; Keh-Shium | Wafer polisher head used for chemical-mechanical polishing and endpoint detection |
US5865665A (en) * | 1997-02-14 | 1999-02-02 | Yueh; William | In-situ endpoint control apparatus for semiconductor wafer polishing process |
US5877088A (en) * | 1995-11-10 | 1999-03-02 | Nippon Steel Corporation | Flattening method and apparatus for semiconductor device |
US6082200A (en) * | 1997-09-19 | 2000-07-04 | Board Of Trustees Operating Michigan State University | Electronic device and method of use thereof |
US6191007B1 (en) * | 1997-04-28 | 2001-02-20 | Denso Corporation | Method for manufacturing a semiconductor substrate |
US6196896B1 (en) * | 1997-10-31 | 2001-03-06 | Obsidian, Inc. | Chemical mechanical polisher |
US6234027B1 (en) * | 1997-01-15 | 2001-05-22 | Robert Bosch Gmbh | Pressure sensor for semi-conductor |
US6242353B1 (en) * | 1999-03-12 | 2001-06-05 | Mitsubishi Materials Corporation | Wafer holding head and wafer polishing apparatus, and method for manufacturing wafers |
US6261854B1 (en) * | 1997-02-24 | 2001-07-17 | Micron Technology, Inc. | Interconnect with pressure sensing mechanism for testing semiconductor wafers |
US6273792B1 (en) * | 1999-08-11 | 2001-08-14 | Speedfam-Ipec Corporation | Method and apparatus for in-situ measurement of workpiece displacement during chemical mechanical polishing |
US20010029152A1 (en) * | 1998-08-31 | 2001-10-11 | Moore Scott E. | Method and apparatus for wireless transfer of chemical-mechanical planarization measurements |
US6301775B1 (en) * | 1998-12-17 | 2001-10-16 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Alumina encapsulated strain gage, not mechanically attached to the substrate, used to temperature compensate an active high temperature gage in a half-bridge configuration |
US20010041509A1 (en) * | 2000-01-13 | 2001-11-15 | Tdk Corporation | Processing apparatus and method |
-
2001
- 2001-12-27 US US10/034,233 patent/US20030188829A1/en not_active Abandoned
-
2002
- 2002-12-23 AU AU2002357381A patent/AU2002357381A1/en not_active Abandoned
- 2002-12-23 WO PCT/US2002/041412 patent/WO2003057407A1/en not_active Application Discontinuation
- 2002-12-26 TW TW091137420A patent/TW200308006A/en unknown
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4878315A (en) * | 1985-09-03 | 1989-11-07 | The Charles Stark Draper Laboratory, Inc. | Griding guide and method |
US5405786A (en) * | 1993-12-16 | 1995-04-11 | Kulite Semiconductor Products, Inc. | Stress sensitive P-N junction devices formed from porous silicon and methods for producing the same |
US5877088A (en) * | 1995-11-10 | 1999-03-02 | Nippon Steel Corporation | Flattening method and apparatus for semiconductor device |
US5720845A (en) * | 1996-01-17 | 1998-02-24 | Liu; Keh-Shium | Wafer polisher head used for chemical-mechanical polishing and endpoint detection |
US6234027B1 (en) * | 1997-01-15 | 2001-05-22 | Robert Bosch Gmbh | Pressure sensor for semi-conductor |
US5865665A (en) * | 1997-02-14 | 1999-02-02 | Yueh; William | In-situ endpoint control apparatus for semiconductor wafer polishing process |
US6261854B1 (en) * | 1997-02-24 | 2001-07-17 | Micron Technology, Inc. | Interconnect with pressure sensing mechanism for testing semiconductor wafers |
US6191007B1 (en) * | 1997-04-28 | 2001-02-20 | Denso Corporation | Method for manufacturing a semiconductor substrate |
US6082200A (en) * | 1997-09-19 | 2000-07-04 | Board Of Trustees Operating Michigan State University | Electronic device and method of use thereof |
US6196896B1 (en) * | 1997-10-31 | 2001-03-06 | Obsidian, Inc. | Chemical mechanical polisher |
US20010029152A1 (en) * | 1998-08-31 | 2001-10-11 | Moore Scott E. | Method and apparatus for wireless transfer of chemical-mechanical planarization measurements |
US6301775B1 (en) * | 1998-12-17 | 2001-10-16 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Alumina encapsulated strain gage, not mechanically attached to the substrate, used to temperature compensate an active high temperature gage in a half-bridge configuration |
US6242353B1 (en) * | 1999-03-12 | 2001-06-05 | Mitsubishi Materials Corporation | Wafer holding head and wafer polishing apparatus, and method for manufacturing wafers |
US6273792B1 (en) * | 1999-08-11 | 2001-08-14 | Speedfam-Ipec Corporation | Method and apparatus for in-situ measurement of workpiece displacement during chemical mechanical polishing |
US20010041509A1 (en) * | 2000-01-13 | 2001-11-15 | Tdk Corporation | Processing apparatus and method |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7722434B2 (en) | 2005-03-29 | 2010-05-25 | Kla-Tencor Corporation | Apparatus for measurement of parameters in process equipment |
US20070015464A1 (en) * | 2005-07-12 | 2007-01-18 | Mark Disalvo | Interactive venue system |
US20080087069A1 (en) * | 2006-10-03 | 2008-04-17 | Sensarray Corporation | Pressure Sensing Device |
US7698952B2 (en) | 2006-10-03 | 2010-04-20 | Kla-Tencor Corporation | Pressure sensing device |
TWI826877B (en) * | 2020-12-18 | 2023-12-21 | 美商應用材料股份有限公司 | Methods of polishing a substrate and matching polishing performance between polishing systems |
Also Published As
Publication number | Publication date |
---|---|
WO2003057407A1 (en) | 2003-07-17 |
TW200308006A (en) | 2003-12-16 |
AU2002357381A1 (en) | 2003-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6562185B2 (en) | Wafer based temperature sensors for characterizing chemical mechanical polishing processes | |
US6764381B2 (en) | Polishing apparatus | |
US8874250B2 (en) | Spectrographic monitoring of a substrate during processing using index values | |
JP5675617B2 (en) | Polishing speed adjustment using spectral monitoring of substrates during processing | |
US6663469B2 (en) | Polishing method and apparatus | |
US8392012B2 (en) | Multiple libraries for spectrographic monitoring of zones of a substrate during processing | |
US20240116152A1 (en) | Switching control algorithms on detection of exposure of underlying layer during polishing | |
TWI492005B (en) | Goodness of fit in spectrographic monitoring of a substrate during processing | |
WO2004027411A1 (en) | System and method for metal residue detection and mapping within a multi-step sequence | |
US20190096722A1 (en) | Semiconductor fabrication using process control parameter matrix | |
EP0987744B1 (en) | Method for optimizing the control of metal CMP processes | |
US20030188829A1 (en) | Integrated pressure sensor for measuring multiaxis pressure gradients | |
US20140024293A1 (en) | Control Of Overpolishing Of Multiple Substrates On the Same Platen In Chemical Mechanical Polishing | |
US20140030956A1 (en) | Control of polishing of multiple substrates on the same platen in chemical mechanical polishing | |
US20230415302A1 (en) | Window logic for control of polishing process | |
US20220281066A1 (en) | Motor torque endpoint during polishing with spatial resolution | |
KR20230148374A (en) | Pressure signals during motor torque monitoring to provide spatial resolution |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RANGARAJAN, BHARATH;AVANZINO, STEVEN C.;SUBRAMANIAN, RAMKUMAR;AND OTHERS;REEL/FRAME:012730/0730;SIGNING DATES FROM 20020312 TO 20020314 |
|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LYONS, CHRISTOPHER F.;TABERY, CYRUS E.;PHAN, KHOI A.;AND OTHERS;REEL/FRAME:012966/0813;SIGNING DATES FROM 20020513 TO 20020522 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |