US20030193545A1 - Electronic devices having an inorganic film - Google Patents
Electronic devices having an inorganic film Download PDFInfo
- Publication number
- US20030193545A1 US20030193545A1 US10/121,394 US12139402A US2003193545A1 US 20030193545 A1 US20030193545 A1 US 20030193545A1 US 12139402 A US12139402 A US 12139402A US 2003193545 A1 US2003193545 A1 US 2003193545A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- electrical connector
- carrier
- electronic device
- inorganic film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/14—Structure thereof only for on-demand ink jet heads
- B41J2/14016—Structure of bubble jet print heads
- B41J2/14072—Electrical connections, e.g. details on electrodes, connecting the chip to the outside...
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48639—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48664—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48739—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48744—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48747—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48764—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01031—Gallium [Ga]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01045—Rhodium [Rh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- a semiconductor device typically includes a semiconductor die with bond pads formed on its surface, and bond wires that electrically couple the bond pads with lead fingers on a lead frame.
- the semiconductor die is attached to the lead frame before bonding, and typically a polymer is dispensed or molded around the die, the bond wires, and the majority of the lead frame to encapsulate the device.
- the device is often electrically coupled with a printed circuit board (PCB) by soldering leads of the lead frame to pads on the PCB.
- PCB printed circuit board
- Hermetic sealing using a metal or ceramic package provides an increased level of protection, however, the manufacturing process is complex and results in a more expensive package of increased size.
- Another method that can be utilized is sealing a semiconductor chip's active circuitry at the wafer stage, by applying a passivation coating over the active circuitry on the wafer.
- this process may still lead to a non-hermetically sealed device, by causing damage to the ceramic like coating in the vicinity of the bond pads in subsequent processing, thereby permitting corrosion to deleteriously affect chip reliability and life. Further, this process does not provide protection to the bond pads and electrical interconnections. In addition, these technologies do not lend themselves to all applications.
- An inkjet print cartridge provides a good example of the problems facing the practitioner in providing robust electrical interconnections to a semiconductor chip operating in a harsh environment.
- inkjet printing systems There are a wide variety of highly-efficient inkjet printing systems, currently in use, which are capable of dispensing ink in a rapid and accurate manner.
- electrical interconnections are made using a flexible circuit that has metal beams that extend out from the flexible substrate and are coupled to bond pads located on the inkjet chip.
- a polymer encapsulant is dispensed onto the coupled bond pads and beams and is then cured.
- Ink jet cartridges typically include a fluid reservoir that is fluidically coupled to a substrate that is attached to the back of a nozzle layer containing one or more nozzles through which fluid is ejected.
- the substrate normally contains an energy-generating element that generates the force necessary for ejecting the fluid held in the reservoir.
- Two widely used energy generating elements are thermal resistors and piezoelectric elements. The former rapidly heats a component in the fluid above its boiling point causing ejection of a drop of the fluid. The latter utilizes a voltage pulse to generate a compressive force on the fluid resulting in ejection of a drop of the fluid.
- printers have been developed having small, moving printheads that are connected to large stationary ink supplies. This development is called “off-axis” printing and has allowed the large ink supplies to be replaced as it is consumed without requiring the frequent replacement of the costly printhead containing the fluid ejectors and nozzle system.
- the typical “off-axis” system often utilizes a semi-permanent or permanent printhead that requires increased reliability and robustness of the electrical interconnections to maintain its optimal performance.
- An electronic device includes a substrate, a substrate electrical connector disposed on the substrate, and a carrier lead electrically coupled to the substrate electrical connector.
- the electronic device further includes a polymer enclosing the substrate electrical connector, and an inorganic film disposed over the substrate electrical connector in contact with the polymer.
- FIG. 1 is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- FIG. 2 a is a perspective view of an electronic device according to an embodiment of the present invention.
- FIG. 2 b is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- FIG. 3 is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- FIG. 4 a is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- FIG. 4 b is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- FIG. 5 is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- FIG. 6 is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- electronic device 100 includes inorganic layer 128 providing moisture and corrosion protection to electrical interconnection 120 and electrical connector 118 .
- Substrate 110 is disposed over base 130 , and includes dielectric layer 114 that is formed over at least a portion of substrate 110 , providing electrical isolation for one or more electrical connectors 118 .
- substrate 110 also includes one or more transistors or other logic devices (not shown) formed on substrate 110 .
- Electrical interconnection 120 electrically couples electrical connector 118 to carrier lead 140 providing signal as well as power connections to electronic device 100 .
- Inorganic film 128 is formed over polymer 124 that encloses electrical interconnection 120 and electrical connector 118 . The combination of inorganic film 128 and polymer 124 provides protection against environmental degradation as well as mechanical support to reduce damage of electrical interconnection 120 and electrical connector 118 .
- substrate 110 is a silicon integrated circuit, however, materials such as germanium, gallium arsenide, amorphous silicon, aluminum oxide, polysilicon, and other substrates that support active and passive devices can also be utilized.
- substrate 110 is preferably manufactured using a silicon wafer.
- transistors as well as other logic devices required for electronic device 100 are formed in substrate 110 .
- the particular structure of the transistors is not relevant to the present invention, however some type of solid state electronic device is preferably present, such as, metal oxide field effect transistors (MOSFET), bipolar junction transistors (BJT).
- FIG. 1 shows only one electrical connector 118 , typically there are a plurality of electrical connectors positioned near opposed edges of substrate 110 that are connected to the transistors or other logic devices.
- the present invention as described herein is applicable irrespective of the electrical connector position on the substrate.
- base 130 may be formed from metal, ceramic, or plastic materials or some combinations thereof.
- Materials suitable for base 130 include, metals, metal alloys, liquid crystal polymers, polyphenylene oxide, epoxy resins, polyimide resins, FR4 resins, aluminum oxide, and glass to name a few.
- base 130 may be a metal lead frame, a ceramic die carrier, or a flexible circuit.
- base 130 is a metal lead frame.
- Substrate 110 has an active surface 112 on which electronic components and electrical circuits are formed and an opposing surface 131 .
- FIG. 1 shows substrate 110 coupled directly to base 130 a spacer layer (not shown) may also be utilized, depending on the particular application of electronic device 100 .
- the spacer or compliant layer provides stress relaxation related to the difference in the thermal expansion of the substrate and substrate carrier materials, thereby providing a wider choice of materials.
- Dielectric layer 114 is formed over at least a portion of substrate 110 utilizing conventional semiconductor processing equipment.
- dielectric layer 114 is silicon dioxide, however, other dielectric layers such as silicon nitride, silicon carbide, aluminum oxide, polyimides and other dielectric materials found in electronic devices can also be used.
- Electrical connector 118 is typically formed from a metal or metal alloy, such as aluminum or an aluminum alloy. In addition, some devices use pads or bumps formed from other metals and metal alloys such as copper, gold, silver, palladium and alloys of such metals.
- electrical connector 118 is aluminum formed using conventional semiconductor deposition equipment; however, other techniques such as screen-printing or electro-plating can also be utilized.
- Electrical interconnection 120 preferably is formed via wire bonding using lead wires formed from gold aluminum or alloys thereof. However, depending on the particular application of electronic device 100 , other interconnection schemes can also be utilized. For example, electrical interconnection 120 may be a solder bump for use in a ball grid array package. Another example is the use of a flexible substrate utilizing tape automated bonding (TAB) for electrical interconnection 120 . A further example is the use of a conductive adhesive or anisotropic conductive adhesive forming electrical interconnection 120 .
- TAB tape automated bonding
- the exposed portions of electrical connector 118 and electrical interconnection 120 are enclosed or encapsulated by dispensing polymer 124 , a liquid encapsulation material.
- polymer 124 is a thermally cured or ultraviolet light (UV) cured epoxy.
- UV ultraviolet light
- Inorganic layer 128 is formed over polymer encapsulant 124 , as shown in FIG. 1.
- Inorganic layer 128 can be essentially any thin inorganic layer such as thin metal or ceramic films.
- inorganic layer 128 is a metal such as tantalum or palladium having a thickness in the range from about 0.05 microns to about 0.5 microns.
- inorganic layer 128 includes a thin layer of chromium in the range from about 0.01 to about 0.02 microns thick and a tantalum layer in the range from about 0.05 microns to about 0.1 microns thick deposited over the chromium layer.
- chromium in the range from about 0.01 to about 0.02 microns thick
- tantalum layer in the range from about 0.05 microns to about 0.1 microns thick deposited over the chromium layer.
- metals such as palladium, gold, tungsten, tantalum, chromium, aluminum, nickel, copper and alloys of such metals to name just a few can all be utilized.
- ceramic like materials such as oxides, nitrides, carbides, borides, fluorides, and mixtures thereof can also be utilized.
- FIG. 1 shows polymer 124 and inorganic layer 128 enclosing electrical connector 118 and electrical interconnection 120 in some applications it can be beneficial to enclose or encapsulate all of substrate 110 with polymer 124 and inorganic layer 128 .
- FIG. 1 shows inorganic layer 128 disposed over polymer 124 , however inorganic layer 128 can also be deposited over electrical connector 118 and electrical interconnection 120 .
- inorganic layer 128 is a non-conductive material.
- the adhesion between polymer 124 and inorganic layer 128 can be adjusted by pretreating the surface of polymer 124 before the formation or deposition of inorganic layer 128 .
- a reactive gas such as oxygen
- other surface treatments such as laser, flame, chemical, or combinations thereof can also be utilized.
- a coupling agent can also be utilized by either incorporation in polymer 124 or by application to the surface of polymer 124 after dispensing.
- fluid ejection cartridge 202 includes reservoir 260 that contains a fluid, which is supplied to a substrate (not shown) that is secured to the back of nozzle layer 217 .
- Nozzle layer 217 contains one or more nozzles 211 through which fluid is ejected.
- Ejector head 204 includes the substrate (not shown), nozzle layer 217 , and nozzles 211 .
- Flexible circuit 232 of the exemplary embodiment is a polymer film and includes electrical traces 240 connected to electrical contacts 246 .
- Electrical traces 240 are routed from electrical contacts 246 to electrical connectors or bond pads on the substrate (not shown) to provide electrical connection for the fluid ejection cartridge 202 .
- Encapsulation beads 229 are dispensed along the edge of nozzle layer 217 and the edge of the substrate enclosing the end portion of electrical traces 240 and the bond pads on the substrate.
- Information storage element 262 is disposed on cartridge 202 as shown in FIG. 2 a.
- information storage element 262 is electrically coupled to flexible circuit 232 .
- Information storage element 262 is any type of memory device suitable for storing and outputting information that may be related to properties or parameters of the fluid or ejector head 204 .
- information storage element 262 is a memory chip mounted on flexible circuit 232 and electrically coupled through electrical traces 264 to electrical contacts 266 .
- information storage element 262 can be encapsulated in its own package with corresponding separate electrical traces and contacts.
- a dispensing system information storage element 262 When fluid ejection cartridge 202 is either inserted into, or utilized in, a dispensing system information storage element 262 is electrically coupled to a controller that communicates with information storage element 262 to use the information or parameters stored therein.
- information storage element 262 can also be utilized for the information storage element 262 , such as a bar code or other device that allows storage of information.
- FIG. 2 b A cross-sectional view of ejector head assembly 204 is shown FIG. 2 b showing inorganic layer 228 providing moisture and corrosion protection to electrical interconnection 220 and electrical connector or bond pad 218 .
- Substrate 210 has fluid ejector 215 formed on active surface 212 .
- fluid ejector 215 is a thermal resistor, however, other fluid ejectors may also be utilized such as piezoelectric, flex-tensional, acoustic, and electrostatic.
- substrate 210 preferably, includes one or more transistors or other logic devices (not shown) formed on substrate 210 , however, “direct drive” structures can also be utilized.
- each fluid ejector is electrically connected to a bond pad.
- Chamber layer 216 forms fluidic chamber 209 around fluid ejector 215 so that when fluid ejector 215 is activated fluid is ejected out of nozzle 211 , which is generally located over fluid ejector 215 .
- Fluid channels 219 formed in substrate 210 provides a fluidic path for fluid in reservoir 260 (See FIG. 2 a ) to fill fluidic chamber 209 .
- nozzle layer 217 is formed over chamber layer 216 .
- Nozzle layer 217 may be formed of metal, polymer, glass, or other suitable material such as ceramic.
- a photodefinable polymer can be used to form both nozzle layer 217 and chamber layer 216 .
- a photodefinable polymer can be used to form both nozzle layer 217 and chamber layer 216 .
- a photodefinable polyimide, benzocyclobutene, or epoxy can be utilized.
- Forming nozzle layer 217 and chamber layer 216 from a photoimagible epoxy available from MicroChem Corp. under the trademark NANO SU-8 is particularly preferable.
- other materials such as polyesters, polyethylene naphthalates (PEN), epoxies, or polycarbonates can also be utilized.
- nozzle layer 217 can also be formed from a metal such as a nickel base enclosed by a thin gold, palladium, tantalum, or rhodium layer.
- Dielectric layer 214 is formed over at least a portion of substrate 210 , providing electrical isolation for one or more bond pads 218 .
- substrate 210 is a silicon integrated circuit including transistors and other logic devices (not shown), however, materials such as germanium, gallium arsenide, amorphous silicon, aluminum oxide, polysilicon, and other substrates that support active and passive devices can also be utilized.
- Dielectric layer 214 and bond pad 218 are preferably formed utilizing conventional semiconductor equipment.
- Dielectric layer 214 preferably, is a dual layer structure including silicon carbide and silicon nitride, with each layer having a thickness in the range from about 0.05 microns to 2.0 microns. However, other materials such as silicon oxide, siliconoxynitride, or aluminum oxide, and other thickness can also be utilized depending on the particular application of fluid ejection cartridge 202 .
- a dual layer structure is utilized for bond pad 218 .
- a first metal layer comprising tantalum having a thickness in the range from about 0.075 microns to about 5.0 microns is deposited over dielectric layer 214 .
- a second metal layer comprising gold having a thickness in the range from about 0.1 microns to about 2.5 microns is deposited over the first metal layer.
- other metals and metal alloys can also be utilized such as aluminum and aluminum alloys.
- other thicknesses can also be utilized.
- Flexible circuit 232 includes base film 230 and electrical traces 240 as shown in FIG. 2 b.
- base film is formed from a polymer such as polyimide, polyester, or polyethylene naphthalate (PEN) to name a few.
- PEN polyethylene naphthalate
- Examples of commercially available nozzle layer materials include a polyimide film available from E. I. DuPont de Nemours & Co. under the trademark “Kapton”, a polyimide material available from Ube Industries, LTD (of Japan) under the trademark “Upilex.”
- Flexible circuit 232 is formed utilizing techniques well known in the art such as conventional photolithographic etching, metal deposition, and electroplating processes.
- flexible circuit 232 is processed in a tape form using reel-to-reel processing equipment.
- Electrical interconnection 220 preferably, is formed utilizing a conventional TAB bonder, such as an inner lead bonder commercially available from Shinkawa Corporation.
- the bonder applies pressure to electrical trace end 242 pressing trace end 242 onto bond pad 218 through the opening formed by the end of nozzle layer 217 and the end of base film 230 .
- the bonder applies heat, to form a thermocompression bond thereby forming electrical interconnection 220 .
- Other types of bonding can also be utilized, such as ultrasonic bonding, conductive adhesive, solder paste, or other electrical bonding technologies.
- polymer bead 224 such as an epoxy
- polymer 224 is dispensed so that the dispensed polymer 224 encloses electrical interconnection 220 , bond pad 218 , and electrical trace end 242 .
- polymer 224 is a thermally cured or ultraviolet light (UV) cured epoxy dispensed in a liquid form through a needle dispenser.
- UV ultraviolet light
- other materials such as polyimides, benzocyclobutenes, and polyacrylates can also be utilized.
- Inorganic film 228 is formed over polymer bead 224 , preferably, utilizing conventional thin film deposition equipment, such as thermal or electron beam evaporators, sputter deposition systems, or chemical vapor deposition systems. However, other thin film deposition technologies can also be utilized such as electroless deposition, electroplating, or screen printing are just a few examples.
- Inorganic film 228 can be essentially any thin inorganic layer such as a thin metal or ceramic film.
- Preferably inorganic film 228 is a metal such as tantalum, platinum, or gold having a thickness in the range from about 0.05 microns to about 1.0 micron.
- inorganic layer 128 includes a thin layer of chromium in the range from about 0.01 microns to 0.02 microns thick and a tantalum layer in the range from about 0.1 microns to about 0.75 microns thick deposited over the chromium layer.
- metals such as palladium, gold, tungsten, aluminum, tantalum, chromium, nickel, titanium, copper, and alloys of such metals to name just a few can all be utilized.
- ceramic like materials such as oxides, nitrides, carbides, borides, fluorides, and mixtures thereof can also be utilized. Silicon oxide and silicon nitride having a thickness in the range from about 0.1 microns to about 0.5 microns are two examples of ceramic like materials that are preferable.
- the adhesion between polymer 224 and inorganic layer 228 can be adjusted by pre-treating the surface of polymer 224 before the formation or deposition of inorganic layer 228 .
- a reactive gas such as oxygen
- other surface treatments such as laser, flame, chemical, or combinations thereof can also be utilized.
- a coupling agent can also be utilized by either incorporation in polymer 224 or by application to the surface of polymer 224 after dispensing.
- Adhesive 252 is dispensed around the periphery of substrate 210 providing both a method of attachment and a fluid seal between substrate 210 and fluid ejection body 250 .
- adhesive 252 is a thermally cured epoxy, however, other adhesives such as hot melt, silicone, UV curable, and mixtures thereof can also be utilized. Further, a patterned adhesive film may be positioned on either fluid ejection body 250 or substrate 210 , as opposed to dispensing a bead of adhesive.
- Coverlayer 244 is heat staked to fluid ejection body 250 providing an adhesive function to attach flexible circuit 232 (shown in FIG. 2) to fluid ejection body 250 as well as providing environmental protection of electrical traces 240 .
- coverlayer 244 is a three-layer laminate with a 1.5 mil ethyl vinyl acetate (EVA), a 0.5 mil polyethylene terephthalate (PET) layer, and a 1.5 mil ethyl vinyl acetate layer.
- EVA is a thermoplastic material, which reflows upon heating and bonds to fluid ejection body 250 .
- the PET film acts as a carrier layer that allows mechanical punching and handling of coverlayer 244 without excessive stretching.
- a single layer can also be utilized such as a single layer of EVA, polyolefin, or acrylic acid copolymers to name a few.
- inorganic layer 328 is formed from a non-conductive material or hermetic material such as oxides, nitrides, carbides, borides, fluorides, and mixtures thereof.
- inorganic layer 328 is deposited, as a thin film having a thickness in the range from about 0.1 microns to about 0.5 microns, utilizing conventional thin film deposition equipment, such, sputter deposition systems, chemical vapor deposition systems, or plasma enhanced chemical vapor deposition systems.
- a inorganic layer 328 is deposited essentially within the opening formed by the end of nozzle layer 317 and the end of base film 330 and preferably extending a short distance, on the order of a few microns, over the end portion of both nozzle layer 317 and base film 330 .
- the particular length that inorganic layer 328 extends over nozzle layer 317 and base film 330 depends on for example the particular material used, the method of deposition, and fluid ejected.
- the thickness of inorganic layer 328 also depends on the particular materials used, the method of deposition and the uniformity in step coverage obtained under the deposition conditions.
- ejector head 404 includes substrate 410 , nozzle 411 , and base film 430 that includes nozzle layer 417 .
- Nozzle layer 417 contains one or more nozzles 411 through which fluid is ejected.
- the nozzle layer 417 may be formed from a polymer, preferably, a polymer such as polyimide, polyester, polyethylene naphthalate (PEN), epoxy, or polycarbonate. Examples of commercially available nozzle layer materials include a polyimide film available from E. I. DuPont de Nemours & Co.
- Nozzles 411 are formed by any of the techniques well known in the art, such as laser ablation, plasma etching, or chemical etching. In this embodiment all of the structures, such as fluid channel layer 416 , coverlayer 444 , and bond pad 418 have substantially the same function as illustrated and described in FIG. 2 b.
- Flexible circuit 432 includes base film 430 and electrical traces 440 .
- Dielectric layer 414 is formed over at least a portion of substrate 410 , providing electrical isolation for one or more bond pads 418 .
- Bond pad 418 as described above, preferably, is formed as a dual layer structure.
- polymer bead 424 such as an epoxy, is dispensed so that dispensed polymer 424 encloses electrical interconnection 420 , bond pad 418 , and electrical trace end 442 .
- Inorganic film 428 is formed over polymer bead 424 as described above. The materials, processes and equipment utilized can be substantially the same as that described for the embodiment shown in FIGS. 2 a and 2 b.
- inorganic film 428 may also be formed over bond pad 418 , and electrical interconnection 420 as illustrated in FIG. 3.
- fluid 458 flows around edges 407 of substrate 410 and directly into fluid channels 419 as shown in a cross-sectional view in FIG. 4 b.
- fluid ejectors 415 When fluid ejectors 415 are activated, fluid over the fluid ejectors 415 is ejected out of nozzles 411 as illustrated by drops 406 .
- Adhesive 452 is shown applied to inner raised wall 454 of fluid ejection body 450 forming a portion of the fluid seal.
- Fluid channel layer 416 preferably is bonded to nozzle layer 417 through a heat staking process, however, a thin adhesive layer between nozzle layer 417 and fluid channel layer 416 may also be used.
- a portion of flexible circuit 430 is preferably heat staked via coverlayer 444 to plastic fluid ejection body 450 is also shown in FIG. 4 b .
- Coverlayer 444 also encloses electrical traces 440 of flexible circuit 432 .
- electrical traces 540 are either formed in fluid ejection body 550 and 550 ′ or outer portion 550 ′ is adhesively or mechanically attached to fluid ejection body 550 to provide mechanical and environmental protection of electrical traces 540 .
- electrical traces 540 are formed utilizing molded interconnect technology, however other electrical trace routing schemes such as FR-4 board, lead frames, flexible circuits, and combinations of routing schemes can also be utilized.
- Ultrasonic ball-wedge bonding is preferred, however, other bonding technologies can also be utilized such as thermocompression or thermosonic bonding coupled with wedge-wedge or ball-wedge techniques.
- structures, such as fluid channel layer 516 , substrate 510 , and bond pad 518 have substantially the same function as illustrated and described above.
- fluid channels 519 formed in substrate 510 provide a fluidic path to fill fluidic chamber 509 .
- fluid ejectors 515 When fluid ejectors 515 are activated, fluid over the fluid ejectors 515 is ejected out of nozzles 511 .
- Adhesive 552 is shown applied to adhesive channel 556 of fluid ejection body 550 forming a fluid seal with substrate 510 .
- polymer bead 524 such as an epoxy, is dispensed so that dispensed polymer 524 essentially encloses electrical interconnection 520 , bond pad 518 , and electrical trace end 542 .
- Inorganic film 528 is formed over polymer bead 524 as described above.
- inorganic film 528 may also be formed over electrical conductor 518 and electrical interconnection 520 as described for the embodiments shown in FIGS. 1 and 3 .
- the materials, processes and equipment may be substantially the same as that described above.
- FIG. 6 an alternate embodiment of the present invention is shown in a simplified cross-sectional view where electronic device 600 includes base film 630 that provides rerouting of electrical interconnection 620 to solder balls 670 forming what is commonly referred to as a ball grid array (BGA).
- BGA ball grid array
- Dielectric layer 614 and bond pads 618 are formed in a manner similar to that described above.
- electrical interconnection 620 preferably is a wire bond, however other bonding schemes such as conductive adhesives, and anisotropic conductive adhesives can also be utilized.
- base film 630 is a flexible circuit, however, other substrates utilized for electrical trace routing can also be utilized such as FR-4 board or a ceramic die carrier. In addition base film 630 may also be a multi-layered structure providing for an increased number of interconnects while keeping the footprint of the package small.
- Polymer 624 is a molded encapsulant, preferably an epoxy; however, other polymers may also be utilized such as polycarbonates, polyimides, and benzocyclobutenes to name a few.
- molded polymer 624 is formed utilizing conventional tooling used for molded parts well known in the art of electronic packaging.
- Inorganic film 628 is formed over molded polymer encapsulant 624 as described above. The materials, processes and equipment may be substantially the same as that described above.
Abstract
Description
- The increased utilization of electronic devices, in an ever widening array of diverse technologies, such as computers, automotive, medical, and household appliances has led to the operation of many of these electronic devices in harsh environments such as high humidity, high temperatures, or combinations thereof. In addition, there is also an increased demand for reliability. The continued improvement in performance and component density, of semiconductor devices, has led to a rapidly growing demand for packaging technologies to yield packaged devices having reduced cost, improved reliability and performance, increased interconnect density, and small package size.
- Typically, a semiconductor device includes a semiconductor die with bond pads formed on its surface, and bond wires that electrically couple the bond pads with lead fingers on a lead frame. The semiconductor die is attached to the lead frame before bonding, and typically a polymer is dispensed or molded around the die, the bond wires, and the majority of the lead frame to encapsulate the device. The device is often electrically coupled with a printed circuit board (PCB) by soldering leads of the lead frame to pads on the PCB. The utilization of some encapsulating polymers can lead to performance degradation and damage from electrical shorting, corrosion, or cracking due to moisture. This tends to be an even greater problem when the electronic device must operate in a harsh environment.
- Hermetic sealing using a metal or ceramic package provides an increased level of protection, however, the manufacturing process is complex and results in a more expensive package of increased size. Another method that can be utilized is sealing a semiconductor chip's active circuitry at the wafer stage, by applying a passivation coating over the active circuitry on the wafer. However, this process may still lead to a non-hermetically sealed device, by causing damage to the ceramic like coating in the vicinity of the bond pads in subsequent processing, thereby permitting corrosion to deleteriously affect chip reliability and life. Further, this process does not provide protection to the bond pads and electrical interconnections. In addition, these technologies do not lend themselves to all applications. For instance, over the past decade, substantial developments have been made in the micromanipulation of fluids, in fields such as electronic printing technology using inkjet printers. The ability to maintain reliable electrical interconnections in such products has become more difficult as the corrosive nature of the fluids increases.
- An inkjet print cartridge provides a good example of the problems facing the practitioner in providing robust electrical interconnections to a semiconductor chip operating in a harsh environment. There are a wide variety of highly-efficient inkjet printing systems, currently in use, which are capable of dispensing ink in a rapid and accurate manner. Conventionally, electrical interconnections are made using a flexible circuit that has metal beams that extend out from the flexible substrate and are coupled to bond pads located on the inkjet chip. A polymer encapsulant is dispensed onto the coupled bond pads and beams and is then cured.
- Ink jet cartridges typically include a fluid reservoir that is fluidically coupled to a substrate that is attached to the back of a nozzle layer containing one or more nozzles through which fluid is ejected. The substrate normally contains an energy-generating element that generates the force necessary for ejecting the fluid held in the reservoir. Two widely used energy generating elements are thermal resistors and piezoelectric elements. The former rapidly heats a component in the fluid above its boiling point causing ejection of a drop of the fluid. The latter utilizes a voltage pulse to generate a compressive force on the fluid resulting in ejection of a drop of the fluid.
- In particular, improvements in image quality have led to the use of more complex ink formulations that generally increases the organic content of inkjet inks. The use of such inks, results in a more corrosive environment experienced by the materials coming in contact with these inks. Thus, degradation of the electrical interconnections by these more corrosive inks raises material compatibility issues as well as design issues in order to maintain reliable printheads. In addition, improvement in print speed has typically been gained by utilizing a larger printhead resulting in an increased print swath. The larger printhead typically results in a larger number energy generating elements, which can result in an increase number of electrical interconnections thereby exacerbating the problem. In addition, higher resolution may result in a larger number interconnects, closer spaced, with thinner organic passivation further contributing to reliability issues. Further, in an effort to reduce the cost and size of ink jet printers and to reduce the cost per printed page, printers have been developed having small, moving printheads that are connected to large stationary ink supplies. This development is called “off-axis” printing and has allowed the large ink supplies to be replaced as it is consumed without requiring the frequent replacement of the costly printhead containing the fluid ejectors and nozzle system. Thus, the typical “off-axis” system often utilizes a semi-permanent or permanent printhead that requires increased reliability and robustness of the electrical interconnections to maintain its optimal performance.
- An electronic device includes a substrate, a substrate electrical connector disposed on the substrate, and a carrier lead electrically coupled to the substrate electrical connector. In addition, the electronic device further includes a polymer enclosing the substrate electrical connector, and an inorganic film disposed over the substrate electrical connector in contact with the polymer.
- FIG. 1 is a cross-sectional view of an electronic device according to an embodiment of the present invention;
- FIG. 2a is a perspective view of an electronic device according to an embodiment of the present invention;
- FIG. 2b is a cross-sectional view of an electronic device according to an embodiment of the present invention;
- FIG. 3 is a cross-sectional view of an electronic device according to an embodiment of the present invention;
- FIG. 4a is a cross-sectional view of an electronic device according to an embodiment of the present invention;
- FIG. 4b is a cross-sectional view of an electronic device according to an embodiment of the present invention;
- FIG. 5 is a cross-sectional view of an electronic device according to an embodiment of the present invention;
- FIG. 6 is a cross-sectional view of an electronic device according to an embodiment of the present invention.
- Referring to FIG. 1, an embodiment of the present invention is shown in a simplified cross-sectional view. In this embodiment,
electronic device 100 includesinorganic layer 128 providing moisture and corrosion protection toelectrical interconnection 120 andelectrical connector 118.Substrate 110 is disposed overbase 130, and includesdielectric layer 114 that is formed over at least a portion ofsubstrate 110, providing electrical isolation for one or moreelectrical connectors 118. Preferablysubstrate 110 also includes one or more transistors or other logic devices (not shown) formed onsubstrate 110.Electrical interconnection 120 electrically coupleselectrical connector 118 tocarrier lead 140 providing signal as well as power connections toelectronic device 100.Inorganic film 128 is formed overpolymer 124 that encloseselectrical interconnection 120 andelectrical connector 118. The combination ofinorganic film 128 andpolymer 124 provides protection against environmental degradation as well as mechanical support to reduce damage ofelectrical interconnection 120 andelectrical connector 118. - Preferably,
substrate 110 is a silicon integrated circuit, however, materials such as germanium, gallium arsenide, amorphous silicon, aluminum oxide, polysilicon, and other substrates that support active and passive devices can also be utilized. With reference to FIG. 1substrate 110 is preferably manufactured using a silicon wafer. Using conventional semiconductor processing equipment, transistors as well as other logic devices required forelectronic device 100 are formed insubstrate 110. The particular structure of the transistors is not relevant to the present invention, however some type of solid state electronic device is preferably present, such as, metal oxide field effect transistors (MOSFET), bipolar junction transistors (BJT). Although FIG. 1 shows only oneelectrical connector 118, typically there are a plurality of electrical connectors positioned near opposed edges ofsubstrate 110 that are connected to the transistors or other logic devices. The present invention as described herein is applicable irrespective of the electrical connector position on the substrate. - In this
embodiment base 130 may be formed from metal, ceramic, or plastic materials or some combinations thereof. Materials suitable forbase 130 include, metals, metal alloys, liquid crystal polymers, polyphenylene oxide, epoxy resins, polyimide resins, FR4 resins, aluminum oxide, and glass to name a few. For example,base 130 may be a metal lead frame, a ceramic die carrier, or a flexible circuit. In one embodiment,base 130 is a metal lead frame.Substrate 110 has anactive surface 112 on which electronic components and electrical circuits are formed and an opposingsurface 131. Although FIG. 1 showssubstrate 110 coupled directly to base 130 a spacer layer (not shown) may also be utilized, depending on the particular application ofelectronic device 100. The spacer or compliant layer provides stress relaxation related to the difference in the thermal expansion of the substrate and substrate carrier materials, thereby providing a wider choice of materials. -
Dielectric layer 114 is formed over at least a portion ofsubstrate 110 utilizing conventional semiconductor processing equipment. Preferably,dielectric layer 114 is silicon dioxide, however, other dielectric layers such as silicon nitride, silicon carbide, aluminum oxide, polyimides and other dielectric materials found in electronic devices can also be used.Electrical connector 118 is typically formed from a metal or metal alloy, such as aluminum or an aluminum alloy. In addition, some devices use pads or bumps formed from other metals and metal alloys such as copper, gold, silver, palladium and alloys of such metals. Preferably,electrical connector 118 is aluminum formed using conventional semiconductor deposition equipment; however, other techniques such as screen-printing or electro-plating can also be utilized.Electrical interconnection 120 preferably is formed via wire bonding using lead wires formed from gold aluminum or alloys thereof. However, depending on the particular application ofelectronic device 100, other interconnection schemes can also be utilized. For example,electrical interconnection 120 may be a solder bump for use in a ball grid array package. Another example is the use of a flexible substrate utilizing tape automated bonding (TAB) forelectrical interconnection 120. A further example is the use of a conductive adhesive or anisotropic conductive adhesive formingelectrical interconnection 120. - The exposed portions of
electrical connector 118 andelectrical interconnection 120 are enclosed or encapsulated by dispensingpolymer 124, a liquid encapsulation material. Preferablypolymer 124 is a thermally cured or ultraviolet light (UV) cured epoxy. However, other materials such as polyimides or benzocyclobutenes can also be utilized.Inorganic layer 128 is formed overpolymer encapsulant 124, as shown in FIG. 1.Inorganic layer 128 can be essentially any thin inorganic layer such as thin metal or ceramic films. Preferablyinorganic layer 128 is a metal such as tantalum or palladium having a thickness in the range from about 0.05 microns to about 0.5 microns. More preferablyinorganic layer 128 includes a thin layer of chromium in the range from about 0.01 to about 0.02 microns thick and a tantalum layer in the range from about 0.05 microns to about 0.1 microns thick deposited over the chromium layer. However, a wide range of metals such as palladium, gold, tungsten, tantalum, chromium, aluminum, nickel, copper and alloys of such metals to name just a few can all be utilized. In addition, a wide range of ceramic like materials such as oxides, nitrides, carbides, borides, fluorides, and mixtures thereof can also be utilized. Although FIG. 1 showspolymer 124 andinorganic layer 128 enclosingelectrical connector 118 andelectrical interconnection 120 in some applications it can be beneficial to enclose or encapsulate all ofsubstrate 110 withpolymer 124 andinorganic layer 128. In addition, FIG. 1 showsinorganic layer 128 disposed overpolymer 124, howeverinorganic layer 128 can also be deposited overelectrical connector 118 andelectrical interconnection 120. In such an applicationinorganic layer 128 is a non-conductive material. - The adhesion between
polymer 124 andinorganic layer 128 can be adjusted by pretreating the surface ofpolymer 124 before the formation or deposition ofinorganic layer 128. Preferably, either plasma treatment or corona discharge treatment ofpolymer 124 with a reactive gas such as oxygen is used. However, other surface treatments such as laser, flame, chemical, or combinations thereof can also be utilized. In addition, a coupling agent can also be utilized by either incorporation inpolymer 124 or by application to the surface ofpolymer 124 after dispensing. - Referring to FIG. 2a, an exemplary embodiment of a
fluid ejection cartridge 202 of the present invention is shown in a perspective view. In this embodiment,fluid ejection cartridge 202 includesreservoir 260 that contains a fluid, which is supplied to a substrate (not shown) that is secured to the back ofnozzle layer 217.Nozzle layer 217 contains one ormore nozzles 211 through which fluid is ejected.Ejector head 204 includes the substrate (not shown),nozzle layer 217, and nozzles 211. -
Flexible circuit 232 of the exemplary embodiment is a polymer film and includeselectrical traces 240 connected toelectrical contacts 246. Electrical traces 240 are routed fromelectrical contacts 246 to electrical connectors or bond pads on the substrate (not shown) to provide electrical connection for thefluid ejection cartridge 202.Encapsulation beads 229 are dispensed along the edge ofnozzle layer 217 and the edge of the substrate enclosing the end portion ofelectrical traces 240 and the bond pads on the substrate. -
Information storage element 262 is disposed oncartridge 202 as shown in FIG. 2a. Preferably,information storage element 262 is electrically coupled toflexible circuit 232.Information storage element 262 is any type of memory device suitable for storing and outputting information that may be related to properties or parameters of the fluid orejector head 204. Preferably,information storage element 262 is a memory chip mounted onflexible circuit 232 and electrically coupled throughelectrical traces 264 toelectrical contacts 266. Alternatively,information storage element 262 can be encapsulated in its own package with corresponding separate electrical traces and contacts. Whenfluid ejection cartridge 202 is either inserted into, or utilized in, a dispensing systeminformation storage element 262 is electrically coupled to a controller that communicates withinformation storage element 262 to use the information or parameters stored therein. However, other forms of information storage can also be utilized for theinformation storage element 262, such as a bar code or other device that allows storage of information. - A cross-sectional view of
ejector head assembly 204 is shown FIG. 2b showinginorganic layer 228 providing moisture and corrosion protection toelectrical interconnection 220 and electrical connector orbond pad 218.Substrate 210 hasfluid ejector 215 formed onactive surface 212. Preferablyfluid ejector 215 is a thermal resistor, however, other fluid ejectors may also be utilized such as piezoelectric, flex-tensional, acoustic, and electrostatic. In addition,substrate 210, preferably, includes one or more transistors or other logic devices (not shown) formed onsubstrate 210, however, “direct drive” structures can also be utilized. In a direct drive application each fluid ejector is electrically connected to a bond pad.Chamber layer 216 formsfluidic chamber 209 aroundfluid ejector 215 so that whenfluid ejector 215 is activated fluid is ejected out ofnozzle 211, which is generally located overfluid ejector 215.Fluid channels 219 formed insubstrate 210 provides a fluidic path for fluid in reservoir 260 (See FIG. 2a) to fillfluidic chamber 209. - As shown in FIG. 2b,
nozzle layer 217 is formed overchamber layer 216.Nozzle layer 217 may be formed of metal, polymer, glass, or other suitable material such as ceramic. In particular, a photodefinable polymer can be used to form bothnozzle layer 217 andchamber layer 216. For example, a photodefinable polyimide, benzocyclobutene, or epoxy can be utilized. Formingnozzle layer 217 andchamber layer 216 from a photoimagible epoxy available from MicroChem Corp. under the trademark NANO SU-8 is particularly preferable. However, other materials such as polyesters, polyethylene naphthalates (PEN), epoxies, or polycarbonates can also be utilized. In addition,nozzle layer 217 can also be formed from a metal such as a nickel base enclosed by a thin gold, palladium, tantalum, or rhodium layer. -
Dielectric layer 214 is formed over at least a portion ofsubstrate 210, providing electrical isolation for one ormore bond pads 218. Preferably,substrate 210 is a silicon integrated circuit including transistors and other logic devices (not shown), however, materials such as germanium, gallium arsenide, amorphous silicon, aluminum oxide, polysilicon, and other substrates that support active and passive devices can also be utilized.Dielectric layer 214 andbond pad 218 are preferably formed utilizing conventional semiconductor equipment.Dielectric layer 214, preferably, is a dual layer structure including silicon carbide and silicon nitride, with each layer having a thickness in the range from about 0.05 microns to 2.0 microns. However, other materials such as silicon oxide, siliconoxynitride, or aluminum oxide, and other thickness can also be utilized depending on the particular application offluid ejection cartridge 202. - Preferably a dual layer structure is utilized for
bond pad 218. A first metal layer comprising tantalum having a thickness in the range from about 0.075 microns to about 5.0 microns is deposited overdielectric layer 214. A second metal layer comprising gold having a thickness in the range from about 0.1 microns to about 2.5 microns is deposited over the first metal layer. However, other metals and metal alloys can also be utilized such as aluminum and aluminum alloys. In addition, other thicknesses can also be utilized. -
Flexible circuit 232 includesbase film 230 andelectrical traces 240 as shown in FIG. 2b. Preferably, base film is formed from a polymer such as polyimide, polyester, or polyethylene naphthalate (PEN) to name a few. Examples of commercially available nozzle layer materials include a polyimide film available from E. I. DuPont de Nemours & Co. under the trademark “Kapton”, a polyimide material available from Ube Industries, LTD (of Japan) under the trademark “Upilex.”Flexible circuit 232 is formed utilizing techniques well known in the art such as conventional photolithographic etching, metal deposition, and electroplating processes. Preferably,flexible circuit 232 is processed in a tape form using reel-to-reel processing equipment. -
Electrical interconnection 220, preferably, is formed utilizing a conventional TAB bonder, such as an inner lead bonder commercially available from Shinkawa Corporation. The bonder applies pressure toelectrical trace end 242pressing trace end 242 ontobond pad 218 through the opening formed by the end ofnozzle layer 217 and the end ofbase film 230. The bonder applies heat, to form a thermocompression bond thereby formingelectrical interconnection 220. Other types of bonding can also be utilized, such as ultrasonic bonding, conductive adhesive, solder paste, or other electrical bonding technologies. - To provide mechanical support as well as environmental protection a
polymer bead 224, such as an epoxy, is dispensed so that the dispensedpolymer 224 encloseselectrical interconnection 220,bond pad 218, andelectrical trace end 242. Preferablypolymer 224 is a thermally cured or ultraviolet light (UV) cured epoxy dispensed in a liquid form through a needle dispenser. However, other materials such as polyimides, benzocyclobutenes, and polyacrylates can also be utilized. -
Inorganic film 228 is formed overpolymer bead 224, preferably, utilizing conventional thin film deposition equipment, such as thermal or electron beam evaporators, sputter deposition systems, or chemical vapor deposition systems. However, other thin film deposition technologies can also be utilized such as electroless deposition, electroplating, or screen printing are just a few examples.Inorganic film 228 can be essentially any thin inorganic layer such as a thin metal or ceramic film. Preferablyinorganic film 228 is a metal such as tantalum, platinum, or gold having a thickness in the range from about 0.05 microns to about 1.0 micron. More preferablyinorganic layer 128 includes a thin layer of chromium in the range from about 0.01 microns to 0.02 microns thick and a tantalum layer in the range from about 0.1 microns to about 0.75 microns thick deposited over the chromium layer. However, a wide range of metals such as palladium, gold, tungsten, aluminum, tantalum, chromium, nickel, titanium, copper, and alloys of such metals to name just a few can all be utilized. In addition, a wide range of ceramic like materials such as oxides, nitrides, carbides, borides, fluorides, and mixtures thereof can also be utilized. Silicon oxide and silicon nitride having a thickness in the range from about 0.1 microns to about 0.5 microns are two examples of ceramic like materials that are preferable. - The adhesion between
polymer 224 andinorganic layer 228 can be adjusted by pre-treating the surface ofpolymer 224 before the formation or deposition ofinorganic layer 228. Preferably, either plasma treatment or corona discharge treatment ofpolymer 224 with a reactive gas such as oxygen is used. However, other surface treatments such as laser, flame, chemical, or combinations thereof can also be utilized. In addition, a coupling agent can also be utilized by either incorporation inpolymer 224 or by application to the surface ofpolymer 224 after dispensing. -
Adhesive 252 is dispensed around the periphery ofsubstrate 210 providing both a method of attachment and a fluid seal betweensubstrate 210 andfluid ejection body 250. Preferably adhesive 252 is a thermally cured epoxy, however, other adhesives such as hot melt, silicone, UV curable, and mixtures thereof can also be utilized. Further, a patterned adhesive film may be positioned on eitherfluid ejection body 250 orsubstrate 210, as opposed to dispensing a bead of adhesive. -
Coverlayer 244 is heat staked tofluid ejection body 250 providing an adhesive function to attach flexible circuit 232 (shown in FIG. 2) tofluid ejection body 250 as well as providing environmental protection ofelectrical traces 240. Preferably coverlayer 244 is a three-layer laminate with a 1.5 mil ethyl vinyl acetate (EVA), a 0.5 mil polyethylene terephthalate (PET) layer, and a 1.5 mil ethyl vinyl acetate layer. EVA is a thermoplastic material, which reflows upon heating and bonds tofluid ejection body 250. The PET film acts as a carrier layer that allows mechanical punching and handling ofcoverlayer 244 without excessive stretching. In some applications a single layer can also be utilized such as a single layer of EVA, polyolefin, or acrylic acid copolymers to name a few. - Referring to FIG. 3 an alternate embodiment of the present invention is shown, in a cross-sectional view where
polymer 324 is formed overinorganic layer 328, which is formed overbond pad 318, andelectrical interconnection 320. In this embodiment,inorganic layer 328 is formed from a non-conductive material or hermetic material such as oxides, nitrides, carbides, borides, fluorides, and mixtures thereof. Preferably,inorganic layer 328 is deposited, as a thin film having a thickness in the range from about 0.1 microns to about 0.5 microns, utilizing conventional thin film deposition equipment, such, sputter deposition systems, chemical vapor deposition systems, or plasma enhanced chemical vapor deposition systems. As shown in FIG. 3ainorganic layer 328 is deposited essentially within the opening formed by the end ofnozzle layer 317 and the end ofbase film 330 and preferably extending a short distance, on the order of a few microns, over the end portion of bothnozzle layer 317 andbase film 330. The particular length thatinorganic layer 328 extends overnozzle layer 317 andbase film 330 depends on for example the particular material used, the method of deposition, and fluid ejected. In addition, the thickness ofinorganic layer 328 also depends on the particular materials used, the method of deposition and the uniformity in step coverage obtained under the deposition conditions. - Referring to FIG. 4 an alternate embodiment of the present invention is shown, in a cross-sectional view where
nozzle layer 417 andbase film 430 form an integrated nozzle layer and flexible circuit. In this embodiment,ejector head 404 includessubstrate 410,nozzle 411, andbase film 430 that includesnozzle layer 417.Nozzle layer 417 contains one ormore nozzles 411 through which fluid is ejected. Thenozzle layer 417 may be formed from a polymer, preferably, a polymer such as polyimide, polyester, polyethylene naphthalate (PEN), epoxy, or polycarbonate. Examples of commercially available nozzle layer materials include a polyimide film available from E. I. DuPont de Nemours & Co. under the trademark “Kapton”, or a polyimide material available from Ube Industries, LTD (of Japan) under the trademark “Upilex.”Nozzles 411 are formed by any of the techniques well known in the art, such as laser ablation, plasma etching, or chemical etching. In this embodiment all of the structures, such asfluid channel layer 416,coverlayer 444, andbond pad 418 have substantially the same function as illustrated and described in FIG. 2b. -
Flexible circuit 432 includesbase film 430 andelectrical traces 440.Dielectric layer 414 is formed over at least a portion ofsubstrate 410, providing electrical isolation for one ormore bond pads 418.Bond pad 418, as described above, preferably, is formed as a dual layer structure. To provide mechanical support as well as environmentalprotection polymer bead 424, such as an epoxy, is dispensed so that dispensedpolymer 424 encloseselectrical interconnection 420,bond pad 418, andelectrical trace end 442.Inorganic film 428 is formed overpolymer bead 424 as described above. The materials, processes and equipment utilized can be substantially the same as that described for the embodiment shown in FIGS. 2a and 2 b. In addition,inorganic film 428 may also be formed overbond pad 418, andelectrical interconnection 420 as illustrated in FIG. 3. - In this embodiment, fluid458 flows around edges 407 of
substrate 410 and directly intofluid channels 419 as shown in a cross-sectional view in FIG. 4b. Whenfluid ejectors 415 are activated, fluid over thefluid ejectors 415 is ejected out ofnozzles 411 as illustrated by drops 406.Adhesive 452 is shown applied to inner raisedwall 454 offluid ejection body 450 forming a portion of the fluid seal.Fluid channel layer 416, preferably is bonded tonozzle layer 417 through a heat staking process, however, a thin adhesive layer betweennozzle layer 417 andfluid channel layer 416 may also be used. In addition, a portion offlexible circuit 430 is preferably heat staked viacoverlayer 444 to plasticfluid ejection body 450 is also shown in FIG. 4b.Coverlayer 444 also encloseselectrical traces 440 offlexible circuit 432. - Referring to FIG. 5 an alternate embodiment of the present invention is shown in a cross-sectional view where
electrical interconnection 520 is formed utilizing a wire bond. In this embodiment,electrical traces 540 are either formed influid ejection body outer portion 550′ is adhesively or mechanically attached tofluid ejection body 550 to provide mechanical and environmental protection ofelectrical traces 540. Preferably,electrical traces 540 are formed utilizing molded interconnect technology, however other electrical trace routing schemes such as FR-4 board, lead frames, flexible circuits, and combinations of routing schemes can also be utilized. Ultrasonic ball-wedge bonding is preferred, however, other bonding technologies can also be utilized such as thermocompression or thermosonic bonding coupled with wedge-wedge or ball-wedge techniques. In this embodiment, structures, such asfluid channel layer 516,substrate 510, andbond pad 518 have substantially the same function as illustrated and described above. - In this embodiment,
fluid channels 519 formed insubstrate 510 provide a fluidic path to fillfluidic chamber 509. Whenfluid ejectors 515 are activated, fluid over thefluid ejectors 515 is ejected out ofnozzles 511.Adhesive 552 is shown applied toadhesive channel 556 offluid ejection body 550 forming a fluid seal withsubstrate 510. To provide mechanical support as well as environmentalprotection polymer bead 524, such as an epoxy, is dispensed so that dispensedpolymer 524 essentially encloseselectrical interconnection 520,bond pad 518, andelectrical trace end 542.Inorganic film 528 is formed overpolymer bead 524 as described above. In addition,inorganic film 528 may also be formed overelectrical conductor 518 andelectrical interconnection 520 as described for the embodiments shown in FIGS. 1 and 3. The materials, processes and equipment may be substantially the same as that described above. - Referring to FIG. 6 an alternate embodiment of the present invention is shown in a simplified cross-sectional view where
electronic device 600 includesbase film 630 that provides rerouting ofelectrical interconnection 620 tosolder balls 670 forming what is commonly referred to as a ball grid array (BGA). The details of the rerouting structures as well as the electrical connection ofelectrical interconnection 620 to those structures has been omitted to simplify the drawing.Dielectric layer 614 andbond pads 618 are formed in a manner similar to that described above. In this embodimentelectrical interconnection 620, preferably is a wire bond, however other bonding schemes such as conductive adhesives, and anisotropic conductive adhesives can also be utilized. Preferably,base film 630 is a flexible circuit, however, other substrates utilized for electrical trace routing can also be utilized such as FR-4 board or a ceramic die carrier. Inaddition base film 630 may also be a multi-layered structure providing for an increased number of interconnects while keeping the footprint of the package small.Polymer 624 is a molded encapsulant, preferably an epoxy; however, other polymers may also be utilized such as polycarbonates, polyimides, and benzocyclobutenes to name a few. Preferably, moldedpolymer 624 is formed utilizing conventional tooling used for molded parts well known in the art of electronic packaging.Inorganic film 628 is formed over moldedpolymer encapsulant 624 as described above. The materials, processes and equipment may be substantially the same as that described above.
Claims (47)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/121,394 US6641254B1 (en) | 2002-04-12 | 2002-04-12 | Electronic devices having an inorganic film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/121,394 US6641254B1 (en) | 2002-04-12 | 2002-04-12 | Electronic devices having an inorganic film |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030193545A1 true US20030193545A1 (en) | 2003-10-16 |
US6641254B1 US6641254B1 (en) | 2003-11-04 |
Family
ID=28790321
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/121,394 Expired - Lifetime US6641254B1 (en) | 2002-04-12 | 2002-04-12 | Electronic devices having an inorganic film |
Country Status (1)
Country | Link |
---|---|
US (1) | US6641254B1 (en) |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020185712A1 (en) * | 2001-06-08 | 2002-12-12 | Brian Stark | Circuit encapsulation technique utilizing electroplating |
US20060027937A1 (en) * | 2004-08-06 | 2006-02-09 | Brad Benson | Electrical contact encapsulation |
US20070093001A1 (en) * | 2005-10-24 | 2007-04-26 | Garcia Carlos B | Encapsulating electrical connections |
US20070108545A1 (en) * | 2005-11-17 | 2007-05-17 | Chua Janet B Y | Infrared-blocking encapsulant with organometallic colloids |
US20080083706A1 (en) * | 2006-10-05 | 2008-04-10 | Mu-Gahat Enterprises, Llc | Reverse side film laser circuit etching |
US20080083715A1 (en) * | 2006-10-05 | 2008-04-10 | Mu-Gahat Enterprises, L.L.C. | Reverse side film laser circuit etching |
US20080106578A1 (en) * | 2006-11-02 | 2008-05-08 | Samsung Electronics Co., Ltd. | Thermal inkjet printhead |
US20090061112A1 (en) * | 2007-08-27 | 2009-03-05 | Mu-Gahat Enterprises, Llc | Laser circuit etching by subtractive deposition |
US20090061251A1 (en) * | 2007-08-27 | 2009-03-05 | Mu-Gahat Enterprises, Llc | Laser circuit etching by additive deposition |
US20100075465A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of reducing voids in encapsulant |
US20100075025A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of controlling satellite drops from an encapsulant jetter |
US20100075466A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of forming assymetrical encapsulant bead |
US20100075464A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of reducing voids in encapsulant |
US20100075446A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of forming assymetrical encapsulant bead |
US20100072473A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Tack adhesion testing device |
WO2011019529A1 (en) * | 2009-08-11 | 2011-02-17 | Eastman Kodak Company | Metalized printhead substrate overmolded with plastic |
KR20130054735A (en) * | 2011-11-17 | 2013-05-27 | 삼성디스플레이 주식회사 | Inket printhead and method of manufacturing the same |
US20130161623A1 (en) * | 2003-02-12 | 2013-06-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
WO2015080730A1 (en) * | 2013-11-27 | 2015-06-04 | Hewlett-Packard Development Company, L.P. | Printhead with bond pad surrounded by dam |
JP2016005891A (en) * | 2014-05-30 | 2016-01-14 | キヤノン株式会社 | Liquid discharge head and liquid discharge device |
WO2016122620A1 (en) * | 2015-01-30 | 2016-08-04 | Hewlett-Packard Development Company, L.P. | Printhead coating |
US9601403B2 (en) * | 2015-08-14 | 2017-03-21 | Siliconware Precision Industries Co., Ltd. | Electronic package and fabrication method thereof |
JP2018012199A (en) * | 2016-07-19 | 2018-01-25 | エスアイアイ・プリンテック株式会社 | Liquid jet head and liquid jet device |
JP2019001072A (en) * | 2017-06-15 | 2019-01-10 | キヤノン株式会社 | Liquid discharge head and method for producing the same |
EP3362292A4 (en) * | 2015-10-15 | 2019-06-05 | Hewlett-Packard Development Company, L.P. | Print head interposers |
US20190248141A1 (en) * | 2016-11-01 | 2019-08-15 | Hewlett-Packard Development Company, L.P. | Fluid ejection device |
EP3046768B1 (en) * | 2013-09-20 | 2020-09-02 | Hewlett-Packard Development Company, L.P. | Printbar and method of forming same |
US11084300B2 (en) * | 2018-10-23 | 2021-08-10 | Canon Kabushiki Kaisha | Liquid discharge head |
US11233030B1 (en) * | 2017-06-30 | 2022-01-25 | Rockwell Collins, Inc. | Microfluidic manufactured mesoscopic microelectronics interconnect |
EP3994106A4 (en) * | 2019-07-03 | 2022-09-07 | Central Glass Company, Limited | Glazing having an electrical connector |
JP7317627B2 (en) | 2019-08-09 | 2023-07-31 | キヤノン株式会社 | LIQUID EJECTING HEAD AND LIQUID EJECTING DEVICE |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6942318B2 (en) | 2002-05-31 | 2005-09-13 | Hewlett-Packard Development Company, L.P. | Chamber having a protective layer |
US6905342B2 (en) * | 2003-04-01 | 2005-06-14 | Hewlett-Packard Development Company, L.P. | Protected electrical interconnect assemblies |
US7578951B2 (en) * | 2004-01-27 | 2009-08-25 | Hewlett-Packard Development Company, L.P. | Method of making microcapsules utilizing a fluid ejector |
US7208401B2 (en) * | 2004-03-12 | 2007-04-24 | Hewlett-Packard Development Company, L.P. | Method for forming a thin film |
US7293359B2 (en) * | 2004-04-29 | 2007-11-13 | Hewlett-Packard Development Company, L.P. | Method for manufacturing a fluid ejection device |
US7387370B2 (en) * | 2004-04-29 | 2008-06-17 | Hewlett-Packard Development Company, L.P. | Microfluidic architecture |
US7563691B2 (en) * | 2004-10-29 | 2009-07-21 | Hewlett-Packard Development Company, L.P. | Method for plasma enhanced bonding and bonded structures formed by plasma enhanced bonding |
JP4726195B2 (en) * | 2005-04-14 | 2011-07-20 | キヤノン株式会社 | Liquid discharge recording head and liquid discharge recording apparatus including the same |
WO2006116032A2 (en) * | 2005-04-21 | 2006-11-02 | Ndsu Research Foundation | Radiation curable polymer films having improved laser ablation properties and radiation curable sensitizers therefor |
JP2007019107A (en) * | 2005-07-05 | 2007-01-25 | Shinko Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
TW200718300A (en) * | 2005-08-29 | 2007-05-01 | Innovex Inc | Polyester flex circuit constructions and fabrication methods for ink-resistant flex circuits used in ink jet printing |
US7585055B2 (en) * | 2005-09-30 | 2009-09-08 | Xerox Corporation | Integrated printhead with polymer structures |
US7768075B2 (en) | 2006-04-06 | 2010-08-03 | Fairchild Semiconductor Corporation | Semiconductor die packages using thin dies and metal substrates |
KR20080066447A (en) * | 2007-01-12 | 2008-07-16 | 삼성전자주식회사 | Ink-jet print head chip, method for manufacturing an ink-jet print head chip, structure for connecting an ink-jet print head chip and flexible printed circuit board, method for connecting an ink-jet print head chip and flexible printed circuit board |
US20100116423A1 (en) * | 2008-11-07 | 2010-05-13 | Zachary Justin Reitmeier | Micro-fluid ejection device and method for assembling a micro-fluid ejection device by wafer-to-wafer bonding |
US8251494B2 (en) * | 2009-11-30 | 2012-08-28 | Eastman Kodak Company | Bondable printed wiring with improved wear resistance |
US8628173B2 (en) * | 2010-06-07 | 2014-01-14 | Xerox Corporation | Electrical interconnect using embossed contacts on a flex circuit |
ES2638497T5 (en) | 2012-04-30 | 2022-06-30 | Hewlett Packard Development Co | Flexible substrate with integrated circuit |
WO2017069748A1 (en) * | 2015-10-21 | 2017-04-27 | Hewlett-Packard Development Company, L.P. | Printhead electrical interconnects |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5638101A (en) | 1992-04-02 | 1997-06-10 | Hewlett-Packard Company | High density nozzle array for inkjet printhead |
US5336928A (en) | 1992-09-18 | 1994-08-09 | General Electric Company | Hermetically sealed packaged electronic system |
US5538586A (en) | 1994-10-04 | 1996-07-23 | Hewlett-Packard Company | Adhesiveless encapsulation of tab circuit traces for ink-jet pen |
US5682065A (en) | 1996-03-12 | 1997-10-28 | Micron Technology, Inc. | Hermetic chip and method of manufacture |
US5953032A (en) | 1997-06-10 | 1999-09-14 | Lexmark International, Inc. | Method for forming and inspecting a barrier layer of an ink jet print cartridge |
US6329709B1 (en) | 1998-05-11 | 2001-12-11 | Micron Technology, Inc. | Interconnections for a semiconductor device |
US6008070A (en) | 1998-05-21 | 1999-12-28 | Micron Technology, Inc. | Wafer level fabrication and assembly of chip scale packages |
US6170931B1 (en) | 1998-06-19 | 2001-01-09 | Lemark International, Inc. | Ink jet heater chip module including a nozzle plate coupling a heater chip to a carrier |
US6267472B1 (en) | 1998-06-19 | 2001-07-31 | Lexmark International, Inc. | Ink jet heater chip module with sealant material |
JP2000208540A (en) | 1998-08-25 | 2000-07-28 | Texas Instr Inc <Ti> | Method for airtightly sealing thin semiconductor chip scale package |
US6227651B1 (en) | 1998-09-25 | 2001-05-08 | Hewlett-Packard Company | Lead frame-mounted ink jet print head module |
US6232666B1 (en) | 1998-12-04 | 2001-05-15 | Mciron Technology, Inc. | Interconnect for packaging semiconductor dice and fabricating BGA packages |
US6341845B1 (en) | 2000-08-25 | 2002-01-29 | Hewlett-Packard Company | Electrical connection for wide-array inkjet printhead assembly with hybrid carrier for printhead dies |
US6322200B1 (en) | 1999-10-29 | 2001-11-27 | Hewlett-Packard Company | Decoupled nozzle plate and electrical flexible circuit for an inkjet print cartridge |
US6326235B1 (en) | 2000-05-05 | 2001-12-04 | Amkor Technology, Inc. | Long wire IC package fabrication method |
US6326700B1 (en) | 2000-08-15 | 2001-12-04 | United Test Center, Inc. | Low profile semiconductor package and process for making the same |
-
2002
- 2002-04-12 US US10/121,394 patent/US6641254B1/en not_active Expired - Lifetime
Cited By (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020185712A1 (en) * | 2001-06-08 | 2002-12-12 | Brian Stark | Circuit encapsulation technique utilizing electroplating |
US20130161623A1 (en) * | 2003-02-12 | 2013-06-27 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9429800B2 (en) * | 2003-02-12 | 2016-08-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP2008511130A (en) * | 2004-08-06 | 2008-04-10 | ヒューレット−パッカード デベロップメント カンパニー エル.ピー. | Sealing electrical contacts |
US20060027937A1 (en) * | 2004-08-06 | 2006-02-09 | Brad Benson | Electrical contact encapsulation |
WO2006020345A2 (en) * | 2004-08-06 | 2006-02-23 | Hewlett-Packard Development Company, L.P. | Electrical contact encapsulation |
WO2006020345A3 (en) * | 2004-08-06 | 2006-10-26 | Hewlett Packard Development Co | Electrical contact encapsulation |
US7475964B2 (en) | 2004-08-06 | 2009-01-13 | Hewlett-Packard Development Company, L.P. | Electrical contact encapsulation |
US20070093001A1 (en) * | 2005-10-24 | 2007-04-26 | Garcia Carlos B | Encapsulating electrical connections |
US7691675B2 (en) * | 2005-10-24 | 2010-04-06 | Hewlett-Packard Development Company, L.P. | Encapsulating electrical connections |
US20070108545A1 (en) * | 2005-11-17 | 2007-05-17 | Chua Janet B Y | Infrared-blocking encapsulant with organometallic colloids |
US7777355B2 (en) * | 2005-11-17 | 2010-08-17 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Infrared-blocking encapsulant with organometallic colloids |
US20080083715A1 (en) * | 2006-10-05 | 2008-04-10 | Mu-Gahat Enterprises, L.L.C. | Reverse side film laser circuit etching |
US7633035B2 (en) | 2006-10-05 | 2009-12-15 | Mu-Gahat Holdings Inc. | Reverse side film laser circuit etching |
US20080083706A1 (en) * | 2006-10-05 | 2008-04-10 | Mu-Gahat Enterprises, Llc | Reverse side film laser circuit etching |
US20080106578A1 (en) * | 2006-11-02 | 2008-05-08 | Samsung Electronics Co., Ltd. | Thermal inkjet printhead |
US7810911B2 (en) * | 2006-11-02 | 2010-10-12 | Samsung Electronics Co., Ltd. | Thermal inkjet printhead |
US20090061112A1 (en) * | 2007-08-27 | 2009-03-05 | Mu-Gahat Enterprises, Llc | Laser circuit etching by subtractive deposition |
US20090061251A1 (en) * | 2007-08-27 | 2009-03-05 | Mu-Gahat Enterprises, Llc | Laser circuit etching by additive deposition |
US8017450B2 (en) * | 2008-09-25 | 2011-09-13 | Silverbrook Research Pty Ltd | Method of forming assymetrical encapsulant bead |
US20100075465A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of reducing voids in encapsulant |
US20100075446A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of forming assymetrical encapsulant bead |
US20100075464A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of reducing voids in encapsulant |
US20100072473A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Tack adhesion testing device |
US20100075025A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of controlling satellite drops from an encapsulant jetter |
US7915091B2 (en) * | 2008-09-25 | 2011-03-29 | Silverbrook Research Pty Ltd | Method of controlling satellite drops from an encapsulant jetter |
US20100075466A1 (en) * | 2008-09-25 | 2010-03-25 | Silverbrook Research Pty Ltd | Method of forming assymetrical encapsulant bead |
US8322207B2 (en) | 2008-09-25 | 2012-12-04 | Silverbrook Research Pty Ltd | Tack adhesion testing device |
WO2011019529A1 (en) * | 2009-08-11 | 2011-02-17 | Eastman Kodak Company | Metalized printhead substrate overmolded with plastic |
US20110037808A1 (en) * | 2009-08-11 | 2011-02-17 | Ciminelli Mario J | Metalized printhead substrate overmolded with plastic |
US8496317B2 (en) | 2009-08-11 | 2013-07-30 | Eastman Kodak Company | Metalized printhead substrate overmolded with plastic |
CN102470672A (en) * | 2009-08-11 | 2012-05-23 | 伊斯曼柯达公司 | Metalized printhead substrate overmolded with plastic |
KR20130054735A (en) * | 2011-11-17 | 2013-05-27 | 삼성디스플레이 주식회사 | Inket printhead and method of manufacturing the same |
US8596762B2 (en) * | 2011-11-17 | 2013-12-03 | Samsung Display Co., Ltd. | Inkjet printhead and method of manufacturing the same |
KR101867275B1 (en) * | 2011-11-17 | 2018-06-18 | 삼성디스플레이 주식회사 | Inket printhead and method of manufacturing the same |
EP3046768B1 (en) * | 2013-09-20 | 2020-09-02 | Hewlett-Packard Development Company, L.P. | Printbar and method of forming same |
US9919524B2 (en) | 2013-11-27 | 2018-03-20 | Hewlett-Packard Development Company, L.P. | Printhead with bond pad surrounded by dam |
US10232619B2 (en) | 2013-11-27 | 2019-03-19 | Hewlett-Packard Development Company, L.P. | Printhead with bond pad surrounded by dam |
TWI551470B (en) * | 2013-11-27 | 2016-10-01 | 惠普發展公司有限責任合夥企業 | Printhead, print cartridge and print bar |
WO2015080730A1 (en) * | 2013-11-27 | 2015-06-04 | Hewlett-Packard Development Company, L.P. | Printhead with bond pad surrounded by dam |
JP2016005891A (en) * | 2014-05-30 | 2016-01-14 | キヤノン株式会社 | Liquid discharge head and liquid discharge device |
WO2016122620A1 (en) * | 2015-01-30 | 2016-08-04 | Hewlett-Packard Development Company, L.P. | Printhead coating |
US9601403B2 (en) * | 2015-08-14 | 2017-03-21 | Siliconware Precision Industries Co., Ltd. | Electronic package and fabrication method thereof |
US10836162B2 (en) | 2015-10-15 | 2020-11-17 | Hewlett-Packard Development Company, L.P. | Print head interposers |
US11325378B2 (en) | 2015-10-15 | 2022-05-10 | Hewlett-Packard Development Company, L.P. | Print head interposers |
EP3362292A4 (en) * | 2015-10-15 | 2019-06-05 | Hewlett-Packard Development Company, L.P. | Print head interposers |
JP2018012199A (en) * | 2016-07-19 | 2018-01-25 | エスアイアイ・プリンテック株式会社 | Liquid jet head and liquid jet device |
US20190248141A1 (en) * | 2016-11-01 | 2019-08-15 | Hewlett-Packard Development Company, L.P. | Fluid ejection device |
US11186090B2 (en) * | 2016-11-01 | 2021-11-30 | Hewlett-Packard Development Company, L.P. | Fluid ejection device |
JP7001373B2 (en) | 2017-06-15 | 2022-01-19 | キヤノン株式会社 | Liquid discharge head and its manufacturing method |
JP2019001072A (en) * | 2017-06-15 | 2019-01-10 | キヤノン株式会社 | Liquid discharge head and method for producing the same |
US11233030B1 (en) * | 2017-06-30 | 2022-01-25 | Rockwell Collins, Inc. | Microfluidic manufactured mesoscopic microelectronics interconnect |
US11084300B2 (en) * | 2018-10-23 | 2021-08-10 | Canon Kabushiki Kaisha | Liquid discharge head |
EP3994106A4 (en) * | 2019-07-03 | 2022-09-07 | Central Glass Company, Limited | Glazing having an electrical connector |
JP7317627B2 (en) | 2019-08-09 | 2023-07-31 | キヤノン株式会社 | LIQUID EJECTING HEAD AND LIQUID EJECTING DEVICE |
Also Published As
Publication number | Publication date |
---|---|
US6641254B1 (en) | 2003-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6641254B1 (en) | Electronic devices having an inorganic film | |
EP1786627B1 (en) | Electrical contact encapsulation | |
US7658470B1 (en) | Method of using a flexible circuit | |
US10232619B2 (en) | Printhead with bond pad surrounded by dam | |
US6188414B1 (en) | Inkjet printhead with preformed substrate | |
US6508536B1 (en) | Method of mounting fluid ejection device | |
JP4483738B2 (en) | Device mounting structure, device mounting method, electronic apparatus, droplet discharge head, and droplet discharge apparatus | |
US6727115B2 (en) | Back-side through-hole interconnection of a die to a substrate | |
JPS60262649A (en) | Liquid injection recording head | |
WO2014153405A1 (en) | Semiconductor device having reinforced wire bond to metal terminal | |
US20070093001A1 (en) | Encapsulating electrical connections | |
JP3459726B2 (en) | Ink jet recording head and method of manufacturing the same | |
EP0647525B1 (en) | Ink jet head | |
US20030122898A1 (en) | Method of forming electrical connection for fluid ejection device | |
US10507644B2 (en) | Liquid ejecting head | |
JP3714073B2 (en) | Inkjet head | |
JPH0825272B2 (en) | Liquid jet recording head | |
US20140091465A1 (en) | Leadframe having sloped metal terminals for wirebonding | |
US11135838B2 (en) | Liquid ejection head and method of manufacturing same | |
JP2007136711A (en) | Device mounting structure, method for mounting device, and liquid droplet jet head | |
US20230109029A1 (en) | Liquid ejection head and manufacturing method for liquid ejection head | |
JP2006159831A (en) | Flexible wiring board and its production process, and ink jet recording head | |
JPH0825271B2 (en) | Liquid jet recording head | |
JP2022165220A (en) | Method of manufacturing liquid discharge head | |
JP2011228606A (en) | Mounting structure of substrate and droplet discharge head |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HEWLETT-PACKARD COMPANY, COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOUCHER, WILLIAM R.;GROH, MICHAEL G.;BERDAHL, TODD A.;REEL/FRAME:012887/0821;SIGNING DATES FROM 20020410 TO 20020411 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., COLORAD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:013776/0928 Effective date: 20030131 Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.,COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:013776/0928 Effective date: 20030131 |
|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY;REEL/FRAME:013780/0741 Effective date: 20030703 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |