US20030231057A1 - Digitally controllable nonlinear pre-equalizer - Google Patents

Digitally controllable nonlinear pre-equalizer Download PDF

Info

Publication number
US20030231057A1
US20030231057A1 US10/174,423 US17442302A US2003231057A1 US 20030231057 A1 US20030231057 A1 US 20030231057A1 US 17442302 A US17442302 A US 17442302A US 2003231057 A1 US2003231057 A1 US 2003231057A1
Authority
US
United States
Prior art keywords
signal
digital
nonlinear
power amplifier
operable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/174,423
Other versions
US6674326B1 (en
Inventor
Remy Hiramoto
Susan Bach
Suzanne Kubasek
Thomas Cooper
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Boeing Co
Original Assignee
Boeing Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Boeing Co filed Critical Boeing Co
Priority to US10/174,423 priority Critical patent/US6674326B1/en
Assigned to BOEING COMPANY, THE reassignment BOEING COMPANY, THE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BACH, SUSAN E., COOPER, THOMAS, HIRAMOTO, REMY O., KUBASEK, SUZANNE E.
Priority to FR0307274A priority patent/FR2842043B1/en
Publication of US20030231057A1 publication Critical patent/US20030231057A1/en
Application granted granted Critical
Publication of US6674326B1 publication Critical patent/US6674326B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/54Amplifiers using transit-time effect in tubes or semiconductor devices
    • H03F3/58Amplifiers using transit-time effect in tubes or semiconductor devices using travelling-wave tubes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3223Modifications of amplifiers to reduce non-linear distortion using feed-forward

Definitions

  • the present invention generally relates to power amplifiers and, more particularly, to a digitally controllable predistortion system and method for compensating for nonlinearities within the power amplifier.
  • a typical power amplifier such as a traveling wave tube amplifier (TWTA) exhibits a nonlinear characteristic 100 as illustrated in FIG. 1.
  • a linear region is defined as the range up to the point where increasing the RF input signal results in gain compression.
  • the input power versus output power characteristic shown also known as amplitude to amplitude modulation (AM/AM) curve, rolls off from the linear region as the input power increases and the output power reaches saturation. This effectively means that the amplifier gain decreases in the nonlinear region while the efficiency of the amplifier is at a maximum.
  • typical power amplifiers In addition to gain compression effects, typical power amplifiers also exhibit nonlinear amplitude to phase modulation (AM/PM) effects (not shown). When using higher order modulation schemes with multi-amplitude symbols, additional unintentional phase modulation occurs when operating in the nonlinear region.
  • AM/PM phase modulation
  • the power amplifier is operated at an operating point 120 which is “backed off” from its maximum output capacity in order to maintain linearity. Even though the power amplifier is operating in the “backed off” linear region, the amplifier still consumes power and has a low input power to output power conversion efficiency.
  • a known method to compensate for amplifier nonlinearities includes predistortion techniques.
  • a nonlinear pre-equalizer is tuned for a particular amplifier and predistorts an input signal to the amplifier to compensate for the distortion that occurs to the signal after going through a TWTA with certain AM/AM characteristics.
  • the predistorted input signal typically experiences a desired gain expansion with input power so that the combined effect is linear gain up to saturation. By this method an extrapolated transfer characteristic 110 is approached.
  • a known predistortion system is disclosed in U.S. Pat. No. 6,342,810 to Wright et al.
  • the system includes a data structure in which each element stores a set of compensation parameters including finite impulse response (FIR) filter coefficients for predistorting a wideband input transmission signal.
  • the parameter sets are preferably indexed within the data structure according to multiple signal characteristics, such as instantaneous amplitude and integrated signal envelope, each of which corresponds to a respective dimension of the data structure.
  • an addressing circuit digitally generates a set of data structure indices from the input transmission signal, and the indexed set of compensation parameters is loaded into a compensation circuit which digitally predistorts the input transmission signal.
  • the process of loading new compensation parameters into the compensation circuit is preferably repeated every sample instant, so that the predistortion function varies from sample to sample.
  • the sets of compensation parameters are generated periodically and written to the data structure by an adaptive processing component that performs a non-real time analysis of amplifier input and output signals.
  • the system includes a digital compensation signal processor, a generalized digital to analog converter, an RF upconversion block coupled to a nonlinear amplifier, an amplifier sampling structure, an RF downconversion block, a generalized analog to digital converter, and an adaptive control processing and compensation estimator.
  • the described system is adaptable to a plurality of power amplifiers. Further, the described system is easy to implement, and reduces implementation cost of the system by eliminating the need for a separate linearizer for each traveling wave tube amplifier.
  • an amplifier system for receiving an input signal and generating an output signal includes a power amplifier; a splitter for dividing the input signal into a first signal path and a second signal path; an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and a summer for summing the linear signal and the nonlinear signal to generate a gain expansion signal, the gain expansion signal being input to the power amplifier, the power amplifier providing the output signal.
  • a method of digitally controlling a nonlinear pre-equalizer circuit receiving an input signal and generating an output signal includes dividing the input signal into a first signal path and a second signal path; providing an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; providing a digital to analog converter coupled to a processor chip; providing a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from the digital to analog converter, the processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and summing the linear signal and the nonlinear signal to generate the output signal.
  • a satellite system for receiving an input signal and generating an output signal includes a satellite; a power amplifier disposed on said satellite; a nonlinear pre-equalizer circuit coupled to said power amplifier, said nonlinear pre-equalizer circuit including a splitter for dividing the input signal into a first signal path and a second signal path; an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and a summer for summing the linear signal and the nonlinear signal to generate a gain expansion signal, the gain expansion signal being input to the power amplifier, the power amplifier providing the output signal.
  • FIG. 1 is a graphical representation of a transfer characteristic of a power amplifier
  • FIG. 2 is a circuit diagram in accordance with the invention.
  • FIG. 3 is a schematic representation of a signal flow through the circuit of FIG. 2;
  • FIG. 4 is a tabular representation of information stored in a processor chip in accordance with the invention.
  • FIG. 5 is a graphical representation of mixer characteristics in accordance with the invention.
  • FIG. 6 is a graphical representation comparing linearized and unlinearized gain characteristics in accordance with the invention.
  • FIG. 7 is a graphical representation comparing linearized and unlinearized phase characteristics in accordance with the invention.
  • the present invention generally provides a digitally controllable predistortion system and method for compensating for nonlinearities within a power amplifier.
  • the system and method of the invention provide for optimized power usage and channel performance of power amplifiers, and more particularly, traveling wave tube amplifiers (TWTA) deployed aboard satellites.
  • TWTA traveling wave tube amplifiers
  • a circuit of the invention is inexpensive and is adaptable to a plurality of TWTAs.
  • a digitally controllable nonlinear pre-equalizer circuit generally designated 200 may include a splitter 210 , an attenuator 212 , a delay element 214 , a mixer 220 , a vector modulator 222 , a digital to analog converter (DAC) 230 , a processor chip 240 , and a summer 250 as illustrated in FIG. 2.
  • an input signal 205 may be divided into two signal paths by splitter 210 .
  • a first signal path 211 may be linear with some attenuation introduced by attenuator 212 and some delay introduced by delay element 214 to match a second signal path 216 .
  • the second signal path 216 may be nonlinear as compressed by mixer 220 and adjusted by vector modulator 222 . Parameters specific to each power amplifier are stored in processor chip 240 and input to DAC 230 which, in turn, provides a current to mixer 220 through resistor 225 . The first and second signal paths 211 and 216 may then be summed by summer 250 and output to the power amplifier (not shown). In this manner, the digitally controllable nonlinear pre-equalizer circuit of the invention is adaptable to a plurality of power amplifiers without the need for signal sampling and application specific integrated circuits as known in the prior art.
  • Input signal 205 may be divided by splitter 210 into first signal path 211 and second signal path 216 .
  • a voltage level input from DAC 230 may control the saturation point and severity of signal compression of the mixer 220 .
  • Vector modulator 222 may be operable to shift the phase of an output of the mixer 220 , as by 180 degrees as shown.
  • the signal 310 may be linear and may be attenuated and time delayed as well known in the art.
  • the first and second signal paths 211 and 216 can be summed by summer 250 to yield a desired gain expansion signal 320 .
  • the desired gain expansion signal 320 preferably includes nonlinearities that extrapolate to provide linear performance up to saturation.
  • Processor chip 240 may be operable to include information regarding a plurality of power amplifiers. Such information may include amplifier parameters.
  • a table 400 stored in processor chip 240 may include information regarding a plurality of TWTAs 410 .
  • Such information may include a digital word (not shown) representing a current value 420 and a digital word 430 representing a vector modulator setting corresponding to each TWTA 410 .
  • a 6 bit word may be used to control the DAC 230 to output the appropriate current into the mixer 220 and thereby adjust the nonlinear gain characteristic of the mixer 220 .
  • a 12 bit digital word 430 may be used to control the vector modulator 222 .
  • the vector modulator 222 may function as a complex multiplier such that the output of the vector modulator 222 is the input multiplied by a complex value, ⁇ +j ⁇ .
  • 6 bits may determine the value ⁇ in a range of ⁇ 1 to 1 and 6 bits may determine the value of ⁇ in a range of ⁇ 1 to 1.
  • the vector modulator 222 is capable of applying a linear gain and phase shift to an input signal.
  • the gain of the vector modulator 22 may be chosen to achieve the desired gain expansion for a chosen TWTA 410 and the phase of the vector modulator 222 may be chosen to achieve the desired phase expansion for the chosen TWTA 410 .
  • TWTA 1 can have an associated current value of 4.5 mA and an associated twelve bit digital word 430 of 000010111000.
  • processor chip 240 can provide the digital word representing a current value of 4.5 mA to DAC 230 which, in turn, provides 4.5 mA to mixer 220 .
  • Mixer 220 characteristics are shown in FIG.
  • characteristic 500 for operation at 4.5 mA characteristic 500 for operation at 4.5 mA
  • characteristic 510 for operation at 4.0 mA characteristic 520 for operation at 3.5 mA
  • characteristic 530 for operation at 3.0 mA characteristic 540 for operation at 2.5 mA
  • characteristic 550 for operation at 2.0 mA characteristic 500 for operation at 4.5 mA, characteristic 510 for operation at 4.0 mA, characteristic 520 for operation at 3.5 mA, characteristic 530 for operation at 3.0 mA, characteristic 540 for operation at 2.5 mA, and characteristic 550 for operation at 2.0 mA.
  • an amplifier system includes the digitally controllable nonlinear pre-equalizer circuit 200 described herein coupleable to a plurality of power amplifiers (not shown).
  • Amplifier characteristics for each power amplifier may be stored in processor chip 240 which may be operable to provide such characteristics in the form of a digital signal to DAC 230 .
  • DAC 230 provides a current to mixer 220 to achieve a desired gain expansion signal 320 appropriate to each power amplifier.
  • a satellite system includes the digitally controllable nonlinear pre-equalizer circuit 200 described herein coupleable to a plurality of power amplifiers disposed in a satellite (not shown). As power amplifiers are replaced, the satellite system may be operable to provide predistortion particular to each power amplifier as described herein.
  • the amplifier characteristics may be sent from the processor chip 240 using an uplink command. In another embodiment, the processor chip 240 may be disposed on the satellite.
  • a method for compensating for nonlinearities within a power amplifier includes the steps of dividing an input signal into a first signal path and a second signal path.
  • the first signal path may be a linear path having some attenuation and time delay.
  • the second signal path may be compressed and adjusted such that when the first signal path and second signal path are summed, a gain expansion signal is provided which extrapolates to provide linear performance up to saturation.
  • the gain expansion signal may provide for both AM/AM and AM/PM compensation.
  • a linearized gain characteristic 600 for a 120 watt TWTA, as an example, produced by the system and method of the invention is shown to be substantially linear as compared to an unlinearized gain characteristic 610 .
  • a linearized phase characteristic 700 for a 120 watt TWTA produced by the system and method of the invention is shown to be substantially linear as compared to an unlinearized phase characteristic 710 .

Abstract

A digitally controllable nonlinear pre-equalizer system receiving an input signal and generating an output signal, the system including a splitter for dividing the input signal into a first signal path and a second signal path, an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal, a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal, and a summer for summing the linear signal and the nonlinear signal to generate the output signal.

Description

    BACKGROUND OF THE INVENTION
  • The present invention generally relates to power amplifiers and, more particularly, to a digitally controllable predistortion system and method for compensating for nonlinearities within the power amplifier. [0001]
  • A typical power amplifier, such as a traveling wave tube amplifier (TWTA), exhibits a [0002] nonlinear characteristic 100 as illustrated in FIG. 1. A linear region is defined as the range up to the point where increasing the RF input signal results in gain compression. The input power versus output power characteristic shown, also known as amplitude to amplitude modulation (AM/AM) curve, rolls off from the linear region as the input power increases and the output power reaches saturation. This effectively means that the amplifier gain decreases in the nonlinear region while the efficiency of the amplifier is at a maximum.
  • In addition to gain compression effects, typical power amplifiers also exhibit nonlinear amplitude to phase modulation (AM/PM) effects (not shown). When using higher order modulation schemes with multi-amplitude symbols, additional unintentional phase modulation occurs when operating in the nonlinear region. [0003]
  • Typically, the power amplifier is operated at an [0004] operating point 120 which is “backed off” from its maximum output capacity in order to maintain linearity. Even though the power amplifier is operating in the “backed off” linear region, the amplifier still consumes power and has a low input power to output power conversion efficiency.
  • A known method to compensate for amplifier nonlinearities includes predistortion techniques. A nonlinear pre-equalizer is tuned for a particular amplifier and predistorts an input signal to the amplifier to compensate for the distortion that occurs to the signal after going through a TWTA with certain AM/AM characteristics. The predistorted input signal typically experiences a desired gain expansion with input power so that the combined effect is linear gain up to saturation. By this method an extrapolated [0005] transfer characteristic 110 is approached.
  • This approach suffers from the disadvantage of being amplifier specific, that is, each amplifier requires a specifically tuned nonlinear pre-equalizer. As is well known in the art, this is costly in terms of both hardware and manufacturing time expended in tuning each nonlinear pre-equalizer. More particularly, in satellite applications, payloads are increased by the requirement that each TWTA have it's own nonlinear pre-equalizer. [0006]
  • A known predistortion system is disclosed in U.S. Pat. No. 6,342,810 to Wright et al. The system includes a data structure in which each element stores a set of compensation parameters including finite impulse response (FIR) filter coefficients for predistorting a wideband input transmission signal. The parameter sets are preferably indexed within the data structure according to multiple signal characteristics, such as instantaneous amplitude and integrated signal envelope, each of which corresponds to a respective dimension of the data structure. To predistort the input transmission signal, an addressing circuit digitally generates a set of data structure indices from the input transmission signal, and the indexed set of compensation parameters is loaded into a compensation circuit which digitally predistorts the input transmission signal. The process of loading new compensation parameters into the compensation circuit is preferably repeated every sample instant, so that the predistortion function varies from sample to sample. The sets of compensation parameters are generated periodically and written to the data structure by an adaptive processing component that performs a non-real time analysis of amplifier input and output signals. The system includes a digital compensation signal processor, a generalized digital to analog converter, an RF upconversion block coupled to a nonlinear amplifier, an amplifier sampling structure, an RF downconversion block, a generalized analog to digital converter, and an adaptive control processing and compensation estimator. [0007]
  • As can be seen, there is a need for a digitally controllable system and method for compensating for nonlinearities within a power amplifier. The described system is adaptable to a plurality of power amplifiers. Further, the described system is easy to implement, and reduces implementation cost of the system by eliminating the need for a separate linearizer for each traveling wave tube amplifier. [0008]
  • SUMMARY OF THE INVENTION
  • In one aspect of the present invention, a digitally controllable nonlinear pre-equalizer circuit for receiving an input signal and generating an output signal includes a splitter for dividing the input signal into a first signal path and a second signal path; an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and a summer for summing the linear signal and the nonlinear signal to generate the output signal. [0009]
  • In another aspect of the present invention, a digitally controllable nonlinear pre-equalizer circuit for receiving an input signal and generating an output signal includes a splitter for dividing the input signal into a first signal path and a second signal path; an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the processor chip being operable to store a plurality of power amplifier parameters corresponding to a plurality of power amplifiers, each power amplifier parameter being provideable as the digital signal, the mixer and vector modulator operable to generate a nonlinear signal; and a summer for summing the linear signal and the nonlinear signal to generate the output signal. [0010]
  • In yet another aspect of the present invention, an amplifier system for receiving an input signal and generating an output signal includes a power amplifier; a splitter for dividing the input signal into a first signal path and a second signal path; an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and a summer for summing the linear signal and the nonlinear signal to generate a gain expansion signal, the gain expansion signal being input to the power amplifier, the power amplifier providing the output signal. [0011]
  • In a further aspect of the present invention, a method of digitally controlling a nonlinear pre-equalizer circuit receiving an input signal and generating an output signal includes dividing the input signal into a first signal path and a second signal path; providing an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; providing a digital to analog converter coupled to a processor chip; providing a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from the digital to analog converter, the processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and summing the linear signal and the nonlinear signal to generate the output signal. [0012]
  • In yet another aspect of the present invention, a satellite system for receiving an input signal and generating an output signal includes a satellite; a power amplifier disposed on said satellite; a nonlinear pre-equalizer circuit coupled to said power amplifier, said nonlinear pre-equalizer circuit including a splitter for dividing the input signal into a first signal path and a second signal path; an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal; a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and a summer for summing the linear signal and the nonlinear signal to generate a gain expansion signal, the gain expansion signal being input to the power amplifier, the power amplifier providing the output signal. [0013]
  • These and other features, aspects and advantages of the present invention will become better understood with reference to the following drawings, description and claims.[0014]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a graphical representation of a transfer characteristic of a power amplifier; [0015]
  • FIG. 2 is a circuit diagram in accordance with the invention; [0016]
  • FIG. 3 is a schematic representation of a signal flow through the circuit of FIG. 2; [0017]
  • FIG. 4 is a tabular representation of information stored in a processor chip in accordance with the invention; [0018]
  • FIG. 5 is a graphical representation of mixer characteristics in accordance with the invention; [0019]
  • FIG. 6 is a graphical representation comparing linearized and unlinearized gain characteristics in accordance with the invention; and [0020]
  • FIG. 7 is a graphical representation comparing linearized and unlinearized phase characteristics in accordance with the invention.[0021]
  • DETAILED DESCRIPTION OF THE INVENTION
  • The following detailed description is of the best currently contemplated modes of carrying out the invention. The description is not to be taken in a limiting sense, but is made merely for the purpose of illustrating the general principles of the invention, since the scope of the invention is best defined by the appended claims. [0022]
  • The present invention generally provides a digitally controllable predistortion system and method for compensating for nonlinearities within a power amplifier. The system and method of the invention provide for optimized power usage and channel performance of power amplifiers, and more particularly, traveling wave tube amplifiers (TWTA) deployed aboard satellites. A circuit of the invention is inexpensive and is adaptable to a plurality of TWTAs. [0023]
  • In one embodiment, a digitally controllable nonlinear pre-equalizer circuit generally designated [0024] 200 may include a splitter 210, an attenuator 212, a delay element 214, a mixer 220, a vector modulator 222, a digital to analog converter (DAC) 230, a processor chip 240, and a summer 250 as illustrated in FIG. 2. In operation, an input signal 205 may be divided into two signal paths by splitter 210. A first signal path 211 may be linear with some attenuation introduced by attenuator 212 and some delay introduced by delay element 214 to match a second signal path 216. The second signal path 216 may be nonlinear as compressed by mixer 220 and adjusted by vector modulator 222. Parameters specific to each power amplifier are stored in processor chip 240 and input to DAC 230 which, in turn, provides a current to mixer 220 through resistor 225. The first and second signal paths 211 and 216 may then be summed by summer 250 and output to the power amplifier (not shown). In this manner, the digitally controllable nonlinear pre-equalizer circuit of the invention is adaptable to a plurality of power amplifiers without the need for signal sampling and application specific integrated circuits as known in the prior art.
  • With reference to FIG. 3, operation of the system of the invention is further illustrated including operation of the [0025] mixer 220 and vector modulator 222. Input signal 205 may be divided by splitter 210 into first signal path 211 and second signal path 216. In the second signal path 216, a voltage level input from DAC 230 may control the saturation point and severity of signal compression of the mixer 220. Vector modulator 222 may be operable to shift the phase of an output of the mixer 220, as by 180 degrees as shown. In the first signal path 211, the signal 310 may be linear and may be attenuated and time delayed as well known in the art. The first and second signal paths 211 and 216 can be summed by summer 250 to yield a desired gain expansion signal 320. The desired gain expansion signal 320 preferably includes nonlinearities that extrapolate to provide linear performance up to saturation.
  • [0026] Processor chip 240 may be operable to include information regarding a plurality of power amplifiers. Such information may include amplifier parameters. By way of example and with reference to FIG. 4, a table 400 stored in processor chip 240 may include information regarding a plurality of TWTAs 410. Such information may include a digital word (not shown) representing a current value 420 and a digital word 430 representing a vector modulator setting corresponding to each TWTA 410. By way of example, a 6 bit word may be used to control the DAC 230 to output the appropriate current into the mixer 220 and thereby adjust the nonlinear gain characteristic of the mixer 220.
  • A 12 bit [0027] digital word 430 may be used to control the vector modulator 222. The vector modulator 222 may function as a complex multiplier such that the output of the vector modulator 222 is the input multiplied by a complex value, α+jβ. Of the 12 bit digital word 430 controlling the vector modulator 222, 6 bits may determine the value α in a range of −1 to 1 and 6 bits may determine the value of β in a range of −1 to 1. Thus the vector modulator 222 is capable of applying a linear gain and phase shift to an input signal. The gain of the vector modulator 22 may be chosen to achieve the desired gain expansion for a chosen TWTA 410 and the phase of the vector modulator 222 may be chosen to achieve the desired phase expansion for the chosen TWTA 410. Thus by way of example, TWTA 1 can have an associated current value of 4.5 mA and an associated twelve bit digital word 430 of 000010111000. In operation, to linearize the operation of TWTA 1, processor chip 240 can provide the digital word representing a current value of 4.5 mA to DAC 230 which, in turn, provides 4.5 mA to mixer 220. Mixer 220 characteristics are shown in FIG. 5 including characteristic 500 for operation at 4.5 mA, characteristic 510 for operation at 4.0 mA, characteristic 520 for operation at 3.5 mA, characteristic 530 for operation at 3.0 mA, characteristic 540 for operation at 2.5 mA, and characteristic 550 for operation at 2.0 mA.
  • In accordance with another aspect of the invention, an amplifier system includes the digitally controllable nonlinear [0028] pre-equalizer circuit 200 described herein coupleable to a plurality of power amplifiers (not shown). Amplifier characteristics for each power amplifier may be stored in processor chip 240 which may be operable to provide such characteristics in the form of a digital signal to DAC 230. In turn, DAC 230 provides a current to mixer 220 to achieve a desired gain expansion signal 320 appropriate to each power amplifier.
  • In accordance with yet another aspect of the invention, a satellite system includes the digitally controllable nonlinear [0029] pre-equalizer circuit 200 described herein coupleable to a plurality of power amplifiers disposed in a satellite (not shown). As power amplifiers are replaced, the satellite system may be operable to provide predistortion particular to each power amplifier as described herein. In one embodiment, the amplifier characteristics may be sent from the processor chip 240 using an uplink command. In another embodiment, the processor chip 240 may be disposed on the satellite.
  • According to another aspect of the invention, a method for compensating for nonlinearities within a power amplifier includes the steps of dividing an input signal into a first signal path and a second signal path. The first signal path may be a linear path having some attenuation and time delay. The second signal path may be compressed and adjusted such that when the first signal path and second signal path are summed, a gain expansion signal is provided which extrapolates to provide linear performance up to saturation. The gain expansion signal may provide for both AM/AM and AM/PM compensation. [0030]
  • In accordance with the invention and with reference to FIG. 6, a linearized gain characteristic [0031] 600 for a 120 watt TWTA, as an example, produced by the system and method of the invention is shown to be substantially linear as compared to an unlinearized gain characteristic 610. In similar fashion and with reference to FIG. 7 a linearized phase characteristic 700 for a 120 watt TWTA produced by the system and method of the invention is shown to be substantially linear as compared to an unlinearized phase characteristic 710.
  • It should be understood, of course, that the foregoing relates to preferred embodiments of the invention and that modifications may be made without departing from the spirit and scope of the invention as set forth in the following claims. [0032]

Claims (18)

We claim:
1. A digitally controllable nonlinear pre-equalizer circuit receiving an input signal and generating an output signal, the circuit comprising:
a splitter for dividing the input signal into a first signal path and a second signal path;
an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal;
a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and
a summer for summing the linear signal and the nonlinear signal to generate the output signal.
2. The circuit of claim 1, wherein the processor chip is operable to store a plurality of power amplifier parameters corresponding to a plurality of power amplifiers, each power amplifier parameter being provideable as the digital signal to the digital to analog converter.
3. The circuit of claim 1, wherein the vector modulator is operable to adjust a phase and amplitude of the nonlinear signal.
4. The circuit of claim 1, wherein the output signal is a gain expansion signal having nonlinearities that extrapolate to provide linear performance of a power amplifier up to saturation.
5. A digitally controllable nonlinear pre-equalizer circuit receiving an input signal and generating an output signal, the circuit comprising:
a splitter for dividing the input signal into a first signal path and a second signal path;
an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal;
a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the processor chip being operable to store a plurality of power amplifier parameters corresponding to a plurality of power amplifiers, each power amplifier parameter being provideable as the digital signal, the mixer and vector modulator operable to generate a nonlinear signal; and
a summer for summing the linear signal and the nonlinear signal to generate the output signal.
6. The circuit of claim 5, wherein the vector modulator is operable to adjust a phase and amplitude of the nonlinear signal.
7. An amplifier system receiving an input signal and generating an output signal comprising:
a power amplifier;
a splitter for dividing the input signal into a first signal path and a second signal path;
an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal;
a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and
a summer for summing the linear signal and the nonlinear signal to generate a gain expansion signal, the gain expansion signal being input to the power amplifier, the power amplifier providing the output signal.
8. The amplifier system of claim 7, wherein the processor chip is operable to store a plurality of power amplifier parameters corresponding to a plurality of power amplifiers, each power amplifier parameter being provideable as the digital signal to the digital to analog converter.
9. The amplifier system of claim 7, wherein the vector modulator is operable to adjust a phase and amplitude of the nonlinear signal.
10. The amplifier system of claim 7, the gain expansion signal having nonlinearities that extrapolate to provide linear performance of a power amplifier up to saturation.
11. A satellite system receiving an input signal and generating an output signal comprising:
a satellite;
a power amplifier disposed on said satellite;
a nonlinear pre-equalizer circuit coupled to said power amplifier, said nonlinear pre-equalizer circuit including,
a splitter for dividing the input signal into a first signal path and a second signal path;
an attenuator and a time delay element in the first signal path, the attenuator and the time delay element operable to generate a linear signal;
a mixer and a vector modulator in the second signal path, the mixer being responsive to a signal from a digital to analog converter coupled to a processor chip providing a digital signal to the digital to analog converter, the mixer and vector modulator operable to generate a nonlinear signal; and
a summer for summing the linear signal and the nonlinear signal to generate a gain expansion signal, the gain expansion signal being input to the power amplifier, the power amplifier providing the output signal.
12. The satellite system of claim 11, wherein the processor chip is operable to store a plurality of power amplifier parameters corresponding to a plurality of power amplifiers disposed on said satellite, each power amplifier parameter being provideable as the digital signal to the digital to analog converter.
13. The system of claim 11, wherein the vector modulator is operable to adjust a phase and amplitude of the nonlinear signal.
14. The system of claim 11, the gain expansion signal having nonlinearities that extrapolate to provide linear performance of a power amplifier up to saturation.
15. A method of digitally controlling a nonlinear pre-equalizer circuit receiving an input signal and generating an output signal, the method comprising:
dividing the input signal into a first signal path and a second signal path;
generating a linear signal by attenuating and time delaying the divided input signal in the first signal path;
generating a nonlinear signal by mixing and phase shifting the divided input signal in the second signal path, the mixing being responsive to a signal provided by a digital to analog converter coupled to a processor chip; and
summing the linear signal and the nonlinear signal to generate the output signal.
16. The method of claim 15, wherein the processor chip is operable to store a plurality of power amplifier parameters corresponding to a plurality of power amplifiers, each power amplifier parameter being provideable as the digital signal to the digital to analog converter.
17. The method of claim 15, wherein the vector modulator is operable to adjust a phase and amplitude of the nonlinear signal.
18. The method of claim 15, wherein the output signal is a gain expansion signal having nonlinearities that extrapolate to provide linear performance of a power amplifier up to saturation.
US10/174,423 2002-06-17 2002-06-17 Digitally controllable nonlinear pre-equalizer Expired - Fee Related US6674326B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/174,423 US6674326B1 (en) 2002-06-17 2002-06-17 Digitally controllable nonlinear pre-equalizer
FR0307274A FR2842043B1 (en) 2002-06-17 2003-06-17 NON-LINEAR PRE-EQUALIZER WITH DIGITAL CONTROL

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/174,423 US6674326B1 (en) 2002-06-17 2002-06-17 Digitally controllable nonlinear pre-equalizer

Publications (2)

Publication Number Publication Date
US20030231057A1 true US20030231057A1 (en) 2003-12-18
US6674326B1 US6674326B1 (en) 2004-01-06

Family

ID=29733584

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/174,423 Expired - Fee Related US6674326B1 (en) 2002-06-17 2002-06-17 Digitally controllable nonlinear pre-equalizer

Country Status (2)

Country Link
US (1) US6674326B1 (en)
FR (1) FR2842043B1 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7647030B2 (en) 2004-10-22 2010-01-12 Parkervision, Inc. Multiple input single output (MISO) amplifier with circuit branch output tracking
US7750733B2 (en) 2006-04-24 2010-07-06 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for extending RF transmission bandwidth
US7885682B2 (en) 2006-04-24 2011-02-08 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same
US7911272B2 (en) 2007-06-19 2011-03-22 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including blended control embodiments
US8013675B2 (en) 2007-06-19 2011-09-06 Parkervision, Inc. Combiner-less multiple input single output (MISO) amplification with blended control
US8031804B2 (en) 2006-04-24 2011-10-04 Parkervision, Inc. Systems and methods of RF tower transmission, modulation, and amplification, including embodiments for compensating for waveform distortion
US8315336B2 (en) 2007-05-18 2012-11-20 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including a switching stage embodiment
US8334722B2 (en) 2007-06-28 2012-12-18 Parkervision, Inc. Systems and methods of RF power transmission, modulation and amplification
US8755454B2 (en) 2011-06-02 2014-06-17 Parkervision, Inc. Antenna control
EP2782248A1 (en) * 2013-03-19 2014-09-24 Tesat-Spacecom GmbH & Co. KG Method for operating an amplifier module of a satellite
US9106316B2 (en) 2005-10-24 2015-08-11 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification
US9608677B2 (en) 2005-10-24 2017-03-28 Parker Vision, Inc Systems and methods of RF power transmission, modulation, and amplification
US10278131B2 (en) 2013-09-17 2019-04-30 Parkervision, Inc. Method, apparatus and system for rendering an information bearing function of time

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7620129B2 (en) * 2007-01-16 2009-11-17 Parkervision, Inc. RF power transmission, modulation, and amplification, including embodiments for generating vector modulation control signals

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5193223A (en) * 1990-12-20 1993-03-09 Motorola, Inc. Power control circuitry for a TDMA radio frequency transmitter
US6211734B1 (en) * 1998-12-26 2001-04-03 Lg Information & Communications, Ltd. Active distortion signal generating circuit for a line-distortion type power amplifier
US6519374B1 (en) * 1999-03-30 2003-02-11 Uniphase Corporation Predistortion arrangement using mixers in nonlinear electro-optical applications

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3022347B2 (en) * 1996-10-18 2000-03-21 八木アンテナ株式会社 Distortion compensation circuit
US6285412B1 (en) 1997-07-23 2001-09-04 Harris Corporation Adaptive pre-equalization apparatus for correcting linear distortion of a non-ideal data transmission system
GB2347033B (en) * 1999-02-19 2001-08-01 Wireless Systems Int Ltd Distortion control
US6342810B1 (en) 1999-07-13 2002-01-29 Pmc-Sierra, Inc. Predistortion amplifier system with separately controllable amplifiers
US6255908B1 (en) * 1999-09-03 2001-07-03 Amplix Temperature compensated and digitally controlled amplitude and phase channel amplifier linearizer for multi-carrier amplification systems

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5193223A (en) * 1990-12-20 1993-03-09 Motorola, Inc. Power control circuitry for a TDMA radio frequency transmitter
US6211734B1 (en) * 1998-12-26 2001-04-03 Lg Information & Communications, Ltd. Active distortion signal generating circuit for a line-distortion type power amplifier
US6519374B1 (en) * 1999-03-30 2003-02-11 Uniphase Corporation Predistortion arrangement using mixers in nonlinear electro-optical applications

Cited By (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8781418B2 (en) 2004-10-22 2014-07-15 Parkervision, Inc. Power amplification based on phase angle controlled reference signal and amplitude control signal
US7844235B2 (en) 2004-10-22 2010-11-30 Parkervision, Inc. RF power transmission, modulation, and amplification, including harmonic control embodiments
US7647030B2 (en) 2004-10-22 2010-01-12 Parkervision, Inc. Multiple input single output (MISO) amplifier with circuit branch output tracking
US7835709B2 (en) 2004-10-22 2010-11-16 Parkervision, Inc. RF power transmission, modulation, and amplification using multiple input single output (MISO) amplifiers to process phase angle and magnitude information
US9143088B2 (en) 2004-10-22 2015-09-22 Parkervision, Inc. Control modules
US8626093B2 (en) 2004-10-22 2014-01-07 Parkervision, Inc. RF power transmission, modulation, and amplification embodiments
US8447248B2 (en) 2004-10-22 2013-05-21 Parkervision, Inc. RF power transmission, modulation, and amplification, including power control of multiple input single output (MISO) amplifiers
US8433264B2 (en) 2004-10-22 2013-04-30 Parkervision, Inc. Multiple input single output (MISO) amplifier having multiple transistors whose output voltages substantially equal the amplifier output voltage
US7932776B2 (en) 2004-10-22 2011-04-26 Parkervision, Inc. RF power transmission, modulation, and amplification embodiments
US8428527B2 (en) 2004-10-22 2013-04-23 Parkervision, Inc. RF power transmission, modulation, and amplification, including direct cartesian 2-branch embodiments
US7945224B2 (en) 2004-10-22 2011-05-17 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including waveform distortion compensation embodiments
US8639196B2 (en) 2004-10-22 2014-01-28 Parkervision, Inc. Control modules
US9197163B2 (en) 2004-10-22 2015-11-24 Parkvision, Inc. Systems, and methods of RF power transmission, modulation, and amplification, including embodiments for output stage protection
US9166528B2 (en) 2004-10-22 2015-10-20 Parkervision, Inc. RF power transmission, modulation, and amplification embodiments
US9768733B2 (en) 2004-10-22 2017-09-19 Parker Vision, Inc. Multiple input single output device with vector signal and bias signal inputs
US7672650B2 (en) 2004-10-22 2010-03-02 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including multiple input single output (MISO) amplifier embodiments comprising harmonic control circuitry
US9197164B2 (en) 2004-10-22 2015-11-24 Parkervision, Inc. RF power transmission, modulation, and amplification, including direct cartesian 2-branch embodiments
US8406711B2 (en) 2004-10-22 2013-03-26 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including a Cartesian-Polar-Cartesian-Polar (CPCP) embodiment
US8233858B2 (en) 2004-10-22 2012-07-31 Parkervision, Inc. RF power transmission, modulation, and amplification embodiments, including control circuitry for controlling power amplifier output stages
US8280321B2 (en) 2004-10-22 2012-10-02 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including Cartesian-Polar-Cartesian-Polar (CPCP) embodiments
US8913974B2 (en) 2004-10-22 2014-12-16 Parkervision, Inc. RF power transmission, modulation, and amplification, including direct cartesian 2-branch embodiments
US8577313B2 (en) 2004-10-22 2013-11-05 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including output stage protection circuitry
US8351870B2 (en) 2004-10-22 2013-01-08 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including cartesian 4-branch embodiments
US9094085B2 (en) 2005-10-24 2015-07-28 Parkervision, Inc. Control of MISO node
US9106316B2 (en) 2005-10-24 2015-08-11 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification
US9419692B2 (en) 2005-10-24 2016-08-16 Parkervision, Inc. Antenna control
US9608677B2 (en) 2005-10-24 2017-03-28 Parker Vision, Inc Systems and methods of RF power transmission, modulation, and amplification
US9614484B2 (en) 2005-10-24 2017-04-04 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including control functions to transition an output of a MISO device
US9705540B2 (en) 2005-10-24 2017-07-11 Parker Vision, Inc. Control of MISO node
US8031804B2 (en) 2006-04-24 2011-10-04 Parkervision, Inc. Systems and methods of RF tower transmission, modulation, and amplification, including embodiments for compensating for waveform distortion
US9106500B2 (en) 2006-04-24 2015-08-11 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for error correction
US7929989B2 (en) 2006-04-24 2011-04-19 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same
US7949365B2 (en) 2006-04-24 2011-05-24 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same
US8026764B2 (en) 2006-04-24 2011-09-27 Parkervision, Inc. Generation and amplification of substantially constant envelope signals, including switching an output among a plurality of nodes
US7750733B2 (en) 2006-04-24 2010-07-06 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for extending RF transmission bandwidth
US8036306B2 (en) 2006-04-24 2011-10-11 Parkervision, Inc. Systems and methods of RF power transmission, modulation and amplification, including embodiments for compensating for waveform distortion
US8050353B2 (en) 2006-04-24 2011-11-01 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for compensating for waveform distortion
US7885682B2 (en) 2006-04-24 2011-02-08 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same
US7937106B2 (en) 2006-04-24 2011-05-03 ParkerVision, Inc, Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same
US8059749B2 (en) 2006-04-24 2011-11-15 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for compensating for waveform distortion
US8913691B2 (en) 2006-08-24 2014-12-16 Parkervision, Inc. Controlling output power of multiple-input single-output (MISO) device
US8315336B2 (en) 2007-05-18 2012-11-20 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including a switching stage embodiment
US8548093B2 (en) 2007-05-18 2013-10-01 Parkervision, Inc. Power amplification based on frequency control signal
US7911272B2 (en) 2007-06-19 2011-03-22 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including blended control embodiments
US8766717B2 (en) 2007-06-19 2014-07-01 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including varying weights of control signals
US8410849B2 (en) 2007-06-19 2013-04-02 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including blended control embodiments
US8013675B2 (en) 2007-06-19 2011-09-06 Parkervision, Inc. Combiner-less multiple input single output (MISO) amplification with blended control
US8461924B2 (en) 2007-06-19 2013-06-11 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for controlling a transimpedance node
US8502600B2 (en) 2007-06-19 2013-08-06 Parkervision, Inc. Combiner-less multiple input single output (MISO) amplification with blended control
US8334722B2 (en) 2007-06-28 2012-12-18 Parkervision, Inc. Systems and methods of RF power transmission, modulation and amplification
US8884694B2 (en) 2007-06-28 2014-11-11 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification
US8755454B2 (en) 2011-06-02 2014-06-17 Parkervision, Inc. Antenna control
US9350307B2 (en) 2013-03-19 2016-05-24 Tesat-Spacecom Gmbh & Co. Kg Method for operating an amplifier module of a satellite
EP2782248A1 (en) * 2013-03-19 2014-09-24 Tesat-Spacecom GmbH & Co. KG Method for operating an amplifier module of a satellite
US10278131B2 (en) 2013-09-17 2019-04-30 Parkervision, Inc. Method, apparatus and system for rendering an information bearing function of time

Also Published As

Publication number Publication date
FR2842043A1 (en) 2004-01-09
US6674326B1 (en) 2004-01-06
FR2842043B1 (en) 2006-04-14

Similar Documents

Publication Publication Date Title
US11129076B2 (en) Method and system for baseband predistortion linearization in multi-channel wideband communication systems
US10218392B2 (en) Wide bandwidth digital predistortion system with reduced sampling rate
US7561636B2 (en) Digital predistortion apparatus and method in power amplifier
US6512417B2 (en) Linear amplifier arrangement
US6075411A (en) Method and apparatus for wideband predistortion linearization
US7333559B2 (en) Digital predistorter for a wideband power amplifier and adaptation method
US8019015B2 (en) Linearization of RF power amplifiers using an adaptive subband predistorter
US7336725B2 (en) Digital predistortion system and method for high efficiency transmitters
US6072364A (en) Adaptive digital predistortion for power amplifiers with real time modeling of memoryless complex gains
JP4280787B2 (en) Predistorter
US7542518B2 (en) Predistortion apparatus and method for compensating for a nonlinear distortion characteristic of a power amplifier using a look-up table
EP1258080B1 (en) System for reducing adjacent-channel interference by pre-linearization and pre-distortion
US6674326B1 (en) Digitally controllable nonlinear pre-equalizer
US20050253745A1 (en) Digital predistortion apparatus and method for a wideband power amplifier
EP2521261A1 (en) Wideband enhanced digital injection predistortion system and method
AU773197B2 (en) A method and apparatus for reducing adjacent channel power in wireless communication systems
US6242978B1 (en) Method and apparatus for linearizing an amplifier
US7755425B2 (en) Method and apparatus for reducing frequency memory effects in RF power amplifiers
US20020034260A1 (en) Adaptive predistortion transmitter
WO2000008870A2 (en) Apparatus and method of linearizing a power amplifier in a mobile radio communication system
KR20020053090A (en) Method and apparatus for generating radio frequency signal
JP5049562B2 (en) Power amplifier
US8804872B1 (en) Dynamic determination of volterra kernels for digital pre-distortion
JPH0637551A (en) Distortion compensation circuit
GB2376613A (en) Signal distortion correction using predistortion

Legal Events

Date Code Title Description
AS Assignment

Owner name: BOEING COMPANY, THE, WASHINGTON

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HIRAMOTO, REMY O.;BACH, SUSAN E.;KUBASEK, SUZANNE E.;AND OTHERS;REEL/FRAME:013040/0809

Effective date: 20020612

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20160106