US20040046228A1 - Apparatus and method for fabricating a high reverse voltage semiconductor device - Google Patents
Apparatus and method for fabricating a high reverse voltage semiconductor device Download PDFInfo
- Publication number
- US20040046228A1 US20040046228A1 US10/640,290 US64029003A US2004046228A1 US 20040046228 A1 US20040046228 A1 US 20040046228A1 US 64029003 A US64029003 A US 64029003A US 2004046228 A1 US2004046228 A1 US 2004046228A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- conductivity type
- layer
- epitaxial layer
- dopant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 26
- 238000000034 method Methods 0.000 title claims description 14
- 239000000758 substrate Substances 0.000 claims abstract description 48
- 239000002019 doping agent Substances 0.000 claims abstract description 39
- 239000000463 material Substances 0.000 claims description 37
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 36
- 238000005530 etching Methods 0.000 claims description 11
- 229910052732 germanium Inorganic materials 0.000 claims description 10
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical group [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 10
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 abstract description 7
- 230000015556 catabolic process Effects 0.000 abstract description 2
- 235000012431 wafers Nutrition 0.000 description 20
- 229910052681 coesite Inorganic materials 0.000 description 14
- 229910052906 cristobalite Inorganic materials 0.000 description 14
- 239000000377 silicon dioxide Substances 0.000 description 14
- 229910052682 stishovite Inorganic materials 0.000 description 14
- 229910052905 tridymite Inorganic materials 0.000 description 14
- 230000007547 defect Effects 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 230000005684 electric field Effects 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02694—Controlling the interface between substrate and epitaxial layer, e.g. by ion implantation followed by annealing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/91—Diode arrays, e.g. diode read-only memory array
Definitions
- the present invention relates to electrical semiconductor devices and, more particularly, to high voltage protection diodes having superior resistance to breakdown and superior clamping voltage characteristics when exposed to reverse voltages, and to a method of fabricating such electrical semiconductor devices.
- High voltage diodes require a high resistivity/low conductivity layer of sufficient thickness and resistivity to effectively block high reverse voltages and reverse currents. Furthermore, the design of such diodes desirably controls and minimizes the electric field at the edges of the diodes.
- these diodes are formed by epitaxially growing a low conductivity layer onto a high conductivity substrate. Thereafter, a silicon oxide, (SiO 2 ,) mask is created by covering the exposed surface of the epitaxial layer with SiO 2 and etching the SiO 2 layer to expose a predetermined portion of the epitaxial surface. The portion to be exposed is predetermined in that the pattern is selected prior to beginning production of the device. A high conductivity layer is then diffused into the epitaxial layer creating deeper diffused regions where the SiO 2 has been etched away and shallower diffused regions where the SiO 2 remains. This results in a device with improved control of and which minimizes the electric field at the device edges.
- SiO 2 silicon oxide
- the quality of the high voltage diode is proportional to the degree to which the low conductivity layer is free of contamination and defects.
- the extent to which an epitaxially-grown layer is free of defects is related to the rate at which it is grown. Generally, the slower the rate of epitaxial growth, the fewer the number of defects that are introduced into epitaxial layer.
- the growth rate necessary to create an epitaxial layer sufficiently defect-free to function effectively as a low conductivity layer is three times the epitaxial growth rate necessary for the epitaxial layer to function effectively as a high conductivity layer. The increase in the time necessary to grow a low conductivity epitaxial layer translates into a production expense that significantly increases cost.
- the boundary between the layers of a diffused P/N junction is more graded than the boundary between the layers of an epitaxially-grown P/N junction, resulting in an increased forward voltage drop across the device.
- the forward voltage drop across a diffused structure can be as high as 5V, while that of an epitaxial structure is as low as 1.7V for fast switching devices. Consequently, entirely diffused devices yield less attractive physical and electrical parameters.
- the device of the present invention includes an electrical semiconductor appliance having a substrate of doped material on which a layer of oppositely doped material is epitaxially grown to form a P/N junction.
- the defects typically encountered during rapid epitaxial growth do not adversely affect the electrical performance of a semiconductor device when the defects are confined to a high conductivity region of the device. Therefore, in a preferred embodiment, the epitaxial layer is positioned to function as the high conductivity region of the P/N junction, resulting in an epitaxial layer that can be grown three times more rapidly than when it is positioned to function as the low conductivity region of the P/N junction.
- the exposed surface of the low conductivity layer of the P/N junction is directly masked and etched via a photo-resist process.
- a high conductivity layer is then diffused into the etched surface of the low conductivity layer.
- germanium is permeated throughout the epitaxial layer during formation of the P/N junction, i.e., during the growth stage of the epitaxial layer, to serve as a stress-relieving dopant to counter the stress caused by the lattice mismatch between a lightly doped silicon and heavily boron doped silicon.
- FIG. 1 is a perspective view of a monocrystaline semiconductor ingot
- FIG. 2 is a schematic top plan view of a wafer having a plurality of electrical devices formed therein;
- FIG. 3 is a schematic cross-sectional view of a portion of a wafer having an etching mask applied to one surface;
- FIG. 4 is a view similar to FIG. 3 showing the wafer after it has been etched
- FIG. 5 is a view similar to FIG. 4 showing the wafer after the mask has been removed and after the wafer has undergone diffusion or epitaxial deposition;
- FIG. 6 is a schematic cross-sectional view of a portion of a wafer having moats formed between a plurality of electrical devices formed therein;
- FIG. 7 is an alternative embodiment to the device shown in FIG. 3;
- FIG. 8 is an alternative embodiment to the device shown in FIG. 4.
- FIG. 9 is an alternative embodiment to the device shown in FIG. 5.
- FIG. 1 shows an ingot 10 comprising a high purity, monocrystaline semiconductor material formed by monocrystaline growth methods known in the industry.
- the high quality semiconductor ingot 10 can also be fabricated using the float zone method, also known in the industry.
- Lateral sections of predetermined thickness are sliced from the ingot 10 to form a wafer 12 shown in FIG. 2.
- the thickness is predetermined in that it is selected prior to slicing.
- the slicing thickness of the wafer is approximately 525 microns for 100 mm diameter wafers.
- the preferred wafer thickness for present applications yields, after further processing described below, a substrate layer 14 (FIG. 3) with a thickness that ranges from approximately 50 microns to approximately 200 microns. Devices with substrates in this thickness range yield devices that can withstand reverse voltages from 1000V to 3000V.
- the ingot 10 and thus the substrate layer 14 are composed of low conductivity material having an N type dopant.
- the specific resistance of the substrate layer 14 is preferably in the range of approximately 25 ohmcm to approximately 400 ohmcm, with the preferred value being approximately 60 ohmcm.
- an epitaxial layer 16 composed of high conductivity material having an opposite dopant to that of the substrate layer 14 , is grown adjacent to one surface of the substrate layer 14 , forming a P/N junction 17 . Because defects in the crystal structure are less of a concern when the epitaxial layer 16 forms a high conductivity region, the epitaxial growth rate can be increased over the rate necessary to maintain a low defect crystal, yielding a more economical production process.
- the low resistivity epitaxial layer 16 is deposited onto the substrate layer 14 at a deposition rate of between approximately 2 microns/minute and approximately 3 microns/minute.
- the epitaxial material 16 has a P type dopant.
- the thickness of the epitaxial layer 16 is preferably between approximately 200 microns and approximately 400 microns.
- germanium is permeated throughout the epitaxial region 16 in a predetermined amount, as the epitaxial region 16 is grown, to reduce the stress forces caused by the lattice mismatch between a lightly doped silicon and heavily boron doped silicon.
- the amount of germanium is predetermined in that it is selected prior to permeating it throughout the epitaxial region 16 .
- the germanium concentration is preferably in the range of from approximately 2 ⁇ 10 19 atoms/cm 3 to approximately 5 ⁇ 10 19 atoms/cm 3 .
- the germanium concentration can be as much as approximately 150% of the P-type or N-type dopant concentration.
- a photo-resist mask 18 is removably applied to the opposing surface of the substrate layer 14 . Exposed portions of the opposing surface of the substrate 14 are then directly etched to a predetermined depth. This forms a central cavity or well 20 in each exposed portion, and each well 20 corresponds to an individual semiconductor device 22 . The depth is predetermined in that it is selected prior to etching.
- a high conductivity dopant region/layer 24 shown in FIG. 5, is diffused into the opposing layer of the substrate 14 .
- the dopant region has an N type dopant.
- the particular dopants used to achieve the conducting layers and regions of the present invention will not be described particularly, it should be understood that boron can be used as a P-type dopant while phosphorous, arsenic, and antimony can be used as N-type dopants for silicon.
- the semiconductor material can be silicon, germanium, or any compound semiconductor material such as gallium arsenide with appropriate changes to the dopant material depending on the semiconductor material selected.
- the dopant region 24 can be epitaxially deposited onto the etched surface of the substrate 14 , so that the dopant region is essentially a layer.
- region and layer be used interchangeably and to refer to either a diffused area or a deposited area.
- the dopant region 24 can be diffused through an SiO 2 mask into the surface of an unetched substrate 14 .
- a layer of SiO 2 is applied to the substrate layer and the SiO 2 layer is then masked and etched to form an SiO 2 mask through which the dopant is diffused.
- the substantially centrally located well 20 formed in the region or such that the distance between the region and the second layer is reduced at the location of the well 20 .
- a grid of moats 26 is formed through the dopant layer 24 and the substrate layer 14 , extending into a portion of the epitaxial layer 16 in a predetermined configuration to define the perimeters of individual devices 22 with positive bevel angles.
- the configuration is predetermined in that it is selected prior to creation of the grid of moats 26 .
- the termination angle of the bevel angle is preferably greater than approximately 15° and, more preferably, the angle is approximately 57°.
- the devices 22 are ultimately separated from each other along cut lines 28 and packaged in a conventional manner.
- the high voltage devices 22 are generally intended for low current use, i.e., for between approximately 1 amp and approximately 100 amps, with a preferred range of between approximately 1 amp and 20 amps.
- a preferred device 22 is rated to operate at approximately 7 amps in the forward direction, while being able to withstand reverse voltages of approximately 1750V.
- the sides of each device 22 are approximately 2500 microns in length, thereby permitting approximately 1000 devices 22 to be manufactured on a single wafer 12 having a diameter of approximately 100 mm.
- FIGS. 7 through 9 An alternative embodiment shown in FIGS. 7 through 9 includes a substrate 14 a composed of a heavily doped, high conductivity material.
- An epitaxial layer 16 a of low conductivity material having an opposite dopant to that of the substrate 14 a is grown with one surface adjacent one surface of the substrate 14 a , forming a P/N junction 17 a.
- a photo-resist mask 18 a is removably applied to the opposing surface of the epitaxial layer 16 a . Exposed portions of the opposing surface of the epitaxial layer 16 a are then directly etched to a predetermined depth, forming a central cavity or well 20 a in each exposed portion, each well 20 a corresponding to an individual semiconductor device 22 a . Upon removal of the mask 18 a , a high conductivity dopant region 24 a is diffused into the opposing surface of the epitaxial layer 16 a . Alternatively, the dopant region/layer 24 can be epitaxially deposited onto the etched surface of the substrate 14 . Due to the weaker electrical fields associated with the edge terminations, the likelihood of snapback occurring in a diode or other electrical device according to the present invention is lower.
- the wafer 12 will be separated along the lines of separation 28 .
- the wafer 12 and the individual devices 22 are further processed to form a plurality of desired semiconductor devices, preferably diodes according to the described method.
- any photoresist material left after etching will be removed.
- the devices may be any electrical device having semiconductor characteristics used in the art, such as transistors, light emitting diodes, and others, and accordingly, it is intended that the claims shall cover all such electrical devices that do not depart from the spirit and scope of the present invention.
- the electrical devices may then be completed and packaged or implemented in an electrical circuit by any conventional method or process known in the art. For example, after the moats are etched, the devices are passivated and then separated from each other. Additionally, switching speed is controlled by a high temperature diffusion step, which may be performed before the devices are separated from each other.
Abstract
The present invention provides a high voltage semiconductor device capable of withstanding excessive breakdown and clamping voltages. The device includes a high resistivity substrate, and an epitaxially grown, low resistivity layer having a stress-relieving dopant. During production, the low conductivity region has one surface that is etched before a high conductivity region is diffused into it or epitaxially deposited on it.
Description
- 1. Field of the Invention
- The present invention relates to electrical semiconductor devices and, more particularly, to high voltage protection diodes having superior resistance to breakdown and superior clamping voltage characteristics when exposed to reverse voltages, and to a method of fabricating such electrical semiconductor devices.
- 2. Background
- High voltage diodes require a high resistivity/low conductivity layer of sufficient thickness and resistivity to effectively block high reverse voltages and reverse currents. Furthermore, the design of such diodes desirably controls and minimizes the electric field at the edges of the diodes.
- Prior art attempts at creating high voltage diodes capable of guarding against high reverse voltage or reverse current spikes have met with limited success. With the exception of a few manufacturers using costly processes, high voltage diodes known in the industry are only rated to withstand reverse voltages of 1600V, while sophisticated electronics applications frequently require diodes that can handle reverse voltages in excess of 1700V. Consequently, manufacturers of the more exotic electrical hardware must resort to testing a batch of 1600V diodes and selecting the few which exceed their rating and can meet the electrical parameters demanded by the hardware. Naturally, this leads to manufacturing delays and increased expense.
- Typically, these diodes are formed by epitaxially growing a low conductivity layer onto a high conductivity substrate. Thereafter, a silicon oxide, (SiO2,) mask is created by covering the exposed surface of the epitaxial layer with SiO2 and etching the SiO2 layer to expose a predetermined portion of the epitaxial surface. The portion to be exposed is predetermined in that the pattern is selected prior to beginning production of the device. A high conductivity layer is then diffused into the epitaxial layer creating deeper diffused regions where the SiO2 has been etched away and shallower diffused regions where the SiO2 remains. This results in a device with improved control of and which minimizes the electric field at the device edges. However, this known process for creating a dopant high conductivity layer involving applying and etching an SiO2 layer to create a mask through which the dopant high conductivity layer is diffused into the low conductivity layer is time consuming, expensive, and somewhat inexact.
- Generally, the quality of the high voltage diode is proportional to the degree to which the low conductivity layer is free of contamination and defects. The extent to which an epitaxially-grown layer is free of defects is related to the rate at which it is grown. Generally, the slower the rate of epitaxial growth, the fewer the number of defects that are introduced into epitaxial layer. In practice, the growth rate necessary to create an epitaxial layer sufficiently defect-free to function effectively as a low conductivity layer is three times the epitaxial growth rate necessary for the epitaxial layer to function effectively as a high conductivity layer. The increase in the time necessary to grow a low conductivity epitaxial layer translates into a production expense that significantly increases cost.
- Alternatively, directly etched, entirely diffused semiconductor structures known in the art avoid the aforementioned problems. These devices are created by directly etching one surface of a low conductivity substrate and diffusing a high conductivity dopant layer therein, and diffusing an oppositely charged, high conductivity layer into the opposing substrate surface to create a P/N junction. However, the optimum depth of the diffused layers is too thin to structurally maintain a wafer intact when moats are etched in one surface of the wafer, as is necessary to create multiple devices on a single wafer. Increasing the depth of a diffused layer in an attempt to improve structural strength sufficiently to prevent a multiple-device wafer from crumbling during moat etch can cause the wafer to warp, making it more difficult to process, and leading to an unacceptably high rate of waste from breakage. Further, the boundary between the layers of a diffused P/N junction is more graded than the boundary between the layers of an epitaxially-grown P/N junction, resulting in an increased forward voltage drop across the device. Typically, the forward voltage drop across a diffused structure can be as high as 5V, while that of an epitaxial structure is as low as 1.7V for fast switching devices. Consequently, entirely diffused devices yield less attractive physical and electrical parameters.
- The device of the present invention includes an electrical semiconductor appliance having a substrate of doped material on which a layer of oppositely doped material is epitaxially grown to form a P/N junction. The defects typically encountered during rapid epitaxial growth do not adversely affect the electrical performance of a semiconductor device when the defects are confined to a high conductivity region of the device. Therefore, in a preferred embodiment, the epitaxial layer is positioned to function as the high conductivity region of the P/N junction, resulting in an epitaxial layer that can be grown three times more rapidly than when it is positioned to function as the low conductivity region of the P/N junction.
- In another aspect of the invention and irrespective of whether the epitaxial layer is positioned to function as the high conductivity region, the exposed surface of the low conductivity layer of the P/N junction is directly masked and etched via a photo-resist process. A high conductivity layer is then diffused into the etched surface of the low conductivity layer. The time delay and expense of applying an SiO2 layer, the expense and waste incurred by etching a mask through the SiO2 layer and, ultimately, by removing the SiO2 mask, and the resultant diffusion depths that are inexact and inconsistent due to the unavoidably irregular thicknesses of the SiO2 layer are thereby avoided.
- Also irrespective of whether the epitaxial layer functions as the high conductivity region, in a preferred embodiment germanium is permeated throughout the epitaxial layer during formation of the P/N junction, i.e., during the growth stage of the epitaxial layer, to serve as a stress-relieving dopant to counter the stress caused by the lattice mismatch between a lightly doped silicon and heavily boron doped silicon. As a result, warpage is reduced and breakage of wafers containing a plurality of the devices of the present invention is minimized, and it becomes economically feasible to produce wafers of increased diameter.
- It is therefore an object of the present invention to provide improved high voltage electrical semiconductor devices achieved by providing reduced electrical field strengths at their perimeters.
- In the drawings that illustrate the preferred embodiment of the invention:
- FIG. 1 is a perspective view of a monocrystaline semiconductor ingot;
- FIG. 2 is a schematic top plan view of a wafer having a plurality of electrical devices formed therein;
- FIG. 3 is a schematic cross-sectional view of a portion of a wafer having an etching mask applied to one surface;
- FIG. 4 is a view similar to FIG. 3 showing the wafer after it has been etched;
- FIG. 5 is a view similar to FIG. 4 showing the wafer after the mask has been removed and after the wafer has undergone diffusion or epitaxial deposition;
- FIG. 6 is a schematic cross-sectional view of a portion of a wafer having moats formed between a plurality of electrical devices formed therein;
- FIG. 7 is an alternative embodiment to the device shown in FIG. 3;
- FIG. 8 is an alternative embodiment to the device shown in FIG. 4; and
- FIG. 9 is an alternative embodiment to the device shown in FIG. 5.
- Referring to the figures in greater detail, FIG. 1 shows an
ingot 10 comprising a high purity, monocrystaline semiconductor material formed by monocrystaline growth methods known in the industry. Alternatively, the highquality semiconductor ingot 10 can also be fabricated using the float zone method, also known in the industry. Lateral sections of predetermined thickness are sliced from theingot 10 to form awafer 12 shown in FIG. 2. The thickness is predetermined in that it is selected prior to slicing. The slicing thickness of the wafer is approximately 525 microns for 100 mm diameter wafers. The preferred wafer thickness for present applications yields, after further processing described below, a substrate layer 14 (FIG. 3) with a thickness that ranges from approximately 50 microns to approximately 200 microns. Devices with substrates in this thickness range yield devices that can withstand reverse voltages from 1000V to 3000V. - In a preferred embodiment, the
ingot 10 and thus thesubstrate layer 14 are composed of low conductivity material having an N type dopant. The specific resistance of thesubstrate layer 14 is preferably in the range of approximately 25 ohmcm to approximately 400 ohmcm, with the preferred value being approximately 60 ohmcm. - As can be seen in FIGS.3-6, an
epitaxial layer 16 composed of high conductivity material having an opposite dopant to that of thesubstrate layer 14, is grown adjacent to one surface of thesubstrate layer 14, forming a P/N junction 17. Because defects in the crystal structure are less of a concern when theepitaxial layer 16 forms a high conductivity region, the epitaxial growth rate can be increased over the rate necessary to maintain a low defect crystal, yielding a more economical production process. Preferably, the low resistivityepitaxial layer 16 is deposited onto thesubstrate layer 14 at a deposition rate of between approximately 2 microns/minute and approximately 3 microns/minute. - In a preferred embodiment, the
epitaxial material 16 has a P type dopant. The thickness of theepitaxial layer 16 is preferably between approximately 200 microns and approximately 400 microns. - Also in a preferred embodiment, germanium is permeated throughout the
epitaxial region 16 in a predetermined amount, as theepitaxial region 16 is grown, to reduce the stress forces caused by the lattice mismatch between a lightly doped silicon and heavily boron doped silicon. The amount of germanium is predetermined in that it is selected prior to permeating it throughout theepitaxial region 16. The germanium concentration is preferably in the range of from approximately 2×1019 atoms/cm3 to approximately 5×1019 atoms/cm3. The germanium concentration can be as much as approximately 150% of the P-type or N-type dopant concentration. - In a preferred embodiment of another aspect of the invention, a photo-resist
mask 18, shown in FIGS. 3 and 4, is removably applied to the opposing surface of thesubstrate layer 14. Exposed portions of the opposing surface of thesubstrate 14 are then directly etched to a predetermined depth. This forms a central cavity or well 20 in each exposed portion, and each well 20 corresponds to anindividual semiconductor device 22. The depth is predetermined in that it is selected prior to etching. Upon removal of themask 18, a high conductivity dopant region/layer 24, shown in FIG. 5, is diffused into the opposing layer of thesubstrate 14. In a preferred embodiment, the dopant region has an N type dopant. - Though the particular dopants used to achieve the conducting layers and regions of the present invention will not be described particularly, it should be understood that boron can be used as a P-type dopant while phosphorous, arsenic, and antimony can be used as N-type dopants for silicon. Similarly, the semiconductor material can be silicon, germanium, or any compound semiconductor material such as gallium arsenide with appropriate changes to the dopant material depending on the semiconductor material selected.
- Alternatively, the
dopant region 24 can be epitaxially deposited onto the etched surface of thesubstrate 14, so that the dopant region is essentially a layer. However, it is intended that the terms region and layer be used interchangeably and to refer to either a diffused area or a deposited area. In a further alternative, thedopant region 24 can be diffused through an SiO2 mask into the surface of anunetched substrate 14. In this method, a layer of SiO2 is applied to the substrate layer and the SiO2 layer is then masked and etched to form an SiO2 mask through which the dopant is diffused. Thus, the substantially centrally located well 20 formed in the region or such that the distance between the region and the second layer is reduced at the location of the well 20. - Thereafter, a grid of
moats 26, shown in FIGS. 2 and 6, is formed through thedopant layer 24 and thesubstrate layer 14, extending into a portion of theepitaxial layer 16 in a predetermined configuration to define the perimeters ofindividual devices 22 with positive bevel angles. The configuration is predetermined in that it is selected prior to creation of the grid ofmoats 26. The termination angle of the bevel angle is preferably greater than approximately 15° and, more preferably, the angle is approximately 57°. - The
devices 22 are ultimately separated from each other along cutlines 28 and packaged in a conventional manner. Thehigh voltage devices 22 are generally intended for low current use, i.e., for between approximately 1 amp and approximately 100 amps, with a preferred range of between approximately 1 amp and 20 amps. Apreferred device 22 is rated to operate at approximately 7 amps in the forward direction, while being able to withstand reverse voltages of approximately 1750V. The sides of eachdevice 22 are approximately 2500 microns in length, thereby permitting approximately 1000devices 22 to be manufactured on asingle wafer 12 having a diameter of approximately 100 mm. - An alternative embodiment shown in FIGS. 7 through 9 includes a
substrate 14 a composed of a heavily doped, high conductivity material. Anepitaxial layer 16 a of low conductivity material having an opposite dopant to that of thesubstrate 14 a is grown with one surface adjacent one surface of thesubstrate 14 a, forming a P/N junction 17 a. - In a preferred embodiment, a photo-resist
mask 18 a is removably applied to the opposing surface of theepitaxial layer 16 a. Exposed portions of the opposing surface of theepitaxial layer 16 a are then directly etched to a predetermined depth, forming a central cavity or well 20 a in each exposed portion, each well 20 a corresponding to anindividual semiconductor device 22 a. Upon removal of themask 18 a, a highconductivity dopant region 24 a is diffused into the opposing surface of theepitaxial layer 16 a. Alternatively, the dopant region/layer 24 can be epitaxially deposited onto the etched surface of thesubstrate 14. Due to the weaker electrical fields associated with the edge terminations, the likelihood of snapback occurring in a diode or other electrical device according to the present invention is lower. - After the etching step, the
wafer 12 will be separated along the lines ofseparation 28. However, both before and after separation, thewafer 12 and theindividual devices 22 are further processed to form a plurality of desired semiconductor devices, preferably diodes according to the described method. For example, any photoresist material left after etching will be removed. It is recognized and anticipated that the devices may be any electrical device having semiconductor characteristics used in the art, such as transistors, light emitting diodes, and others, and accordingly, it is intended that the claims shall cover all such electrical devices that do not depart from the spirit and scope of the present invention. The electrical devices may then be completed and packaged or implemented in an electrical circuit by any conventional method or process known in the art. For example, after the moats are etched, the devices are passivated and then separated from each other. Additionally, switching speed is controlled by a high temperature diffusion step, which may be performed before the devices are separated from each other. - Thus, there has been shown and described multiple embodiments of an electrical semiconductor device and method for fabrication of same that fulfill all of the objects and advantages sought therefor. Many changes, modifications, variations and other uses and applications of the present device will, however, become apparent to those skilled in the art after considering this specification and the accompanying drawings. All such changes, modifications, variations and other uses and applications which do not depart from the spirit and scope of the invention are deemed to be covered by the invention which is limited only by the claims which follow.
Claims (21)
1. An electrical semiconductor device comprising:
a substrate of relatively high resistivity material of one conductivity type having opposing first and second surfaces, the first surface being etched;
a layer of relatively low resistivity material of the one conductivity type and having one surface substantially contiguous to the first surface of the substrate; and
an epitaxial region of relatively low resistivity material of a conductivity type opposite to the one conductivity type and having one surface substantially contiguous to the second surface of the substrate.
2. The device of claim 1 wherein the layer is diffused into the first surface of the substrate.
3. The device of claim 1 wherein the layer is epitaxially grown onto the first surface of the substrate.
4. The device of claim 1 wherein the epitaxial region includes a stress-relieving dopant.
5. The device of claim 4 wherein the stress-relieving dopant is germanium.
6. An electrical semiconductor device comprising:
an epitaxial layer of relatively high resistivity material of one conductivity type and having opposing first and second surfaces;
a substrate of relatively low resistivity material of a conductivity type opposite to the one conductivity type and having a surface substantially contiguous to the first surface of the epitaxial layer; and
a dopant region of relatively low resistivity material of the one conductivity type having a surface substantially contiguous to the second surface of the epitaxial layer.
7. The device of claim 6 wherein the second surface is etched, and the dopant region is diffused into the second surface of the epitaxial layer.
8. The device of claim 6 wherein the second surface is etched, and the dopant region is epitaxially grown onto the second surface of the epitaxial layer.
9. The device of claim 6 wherein a silicon oxide mask is applied to the first surface of the substrate and the layer is diffused through the silicon oxide mask and into the second surface of the substrate.
10. The device of claim 6 wherein the epitaxial region includes a stress-relieving dopant.
11. The device of claim 10 wherein the stress-relieving dopant is germanium.
12. An electrical semiconductor device comprising:
an epitaxial layer of relatively high resistivity material of one conductivity type and having opposing first and second surfaces, the epitaxial layer further having a dopant material permeated throughout the layer;
a substrate of relatively low resistivity material of a conductivity type opposite to the one conductivity type and having a surface substantially contiguous to the first surface of the epitaxial layer; and
a region of relatively low resistivity material of the one conductivity type having a surface substantially contiguous to the second surface of the epitaxial layer.
13. The device of claim 12 wherein the dopant is a stress-relieving dopant.
14. The device of claim 13 wherein the stress-relieving dopant is germanium.
15. The device of claim 12 wherein a silicon oxide mask is applied to the second surface of the epitaxial layer and the region is diffused through the silicon oxide mask and into the second surface of the epitaxial layer.
16. A method for fabricating an electrical semiconductor device comprising:
selecting a substrate of relatively low conductive material of one conductivity type, the substrate having opposing first and second surfaces;
etching the first surface of the substrate;
diffusing a region of high conductivity material of the one conductivity type into the first surface of the substrate; and
growing an epitaxial layer of high conductivity material onto the second surface of the substrate, the epitaxial layer having a conductivity type opposite to the one conductivity type.
17. A method for fabricating an electrical semiconductor device comprising:
preparing a substrate of relatively low conductivity material of one conductivity type, the substrate having opposing first and second surfaces;
etching the first surface of the substrate;
growing a first epitaxial layer of high conductivity material of the one conductivity type onto the first surface of the substrate; and
growing a second epitaxial layer of high conductivity material onto the second surface of the substrate, the second epitaxial layer having a conductivity type opposite to the one conductivity type.
18. A method for fabricating an electrical semiconductor device comprising:
selecting a substrate of relatively high conductivity material of one conductivity type, the substrate having a first surface;
growing an epitaxial layer onto the first surface of the substrate, the epitaxial layer having opposing first and second surfaces, with the first epitaxial surface being substantially contiguous to the first surface of the substrate, and being of a low conductivity material of a conductivity type opposite to the one conductivity type;
introducing a dopant material to the epitaxial layer;
applying a silicon oxide layer to the second epitaxial surface;
creating a silicon oxide mask by etching portions of the silicon oxide layer to expose portions of the second epitaxial surface; and
diffusing a high conductivity layer through the mask and into the second epitaxial layer, the diffused layer being of a conductivity type opposite to the one conductivity type
19. The device of claim 18 wherein the dopant material is a stress-relieving dopant material.
20. The device of claim 18 wherein the stress-relieving dopant material is germanium.
21. An electrical semiconductor device comprising:
a first layer of relatively high resistivity material of one conductivity type having opposing first and second surfaces;
a second layer of relatively low resistivity material of a conductivity type opposite to the one conductivity type and having one surface substantially contiguous to the first surface of the substrate;
a region of relatively low resistivity material of the one conductivity type and having one surface substantially contiguous to the second surface of the substrate; and
a substantially centrally located well formed in the first layer such that the distance between the region and the second layer is reduced at the location of the well.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/640,290 US20040046228A1 (en) | 2001-08-07 | 2003-08-13 | Apparatus and method for fabricating a high reverse voltage semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/923,647 US6797992B2 (en) | 2001-08-07 | 2001-08-07 | Apparatus and method for fabricating a high reverse voltage semiconductor device |
US10/640,290 US20040046228A1 (en) | 2001-08-07 | 2003-08-13 | Apparatus and method for fabricating a high reverse voltage semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/923,647 Continuation US6797992B2 (en) | 2001-08-07 | 2001-08-07 | Apparatus and method for fabricating a high reverse voltage semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040046228A1 true US20040046228A1 (en) | 2004-03-11 |
Family
ID=25449025
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/923,647 Expired - Lifetime US6797992B2 (en) | 2001-08-07 | 2001-08-07 | Apparatus and method for fabricating a high reverse voltage semiconductor device |
US10/640,290 Abandoned US20040046228A1 (en) | 2001-08-07 | 2003-08-13 | Apparatus and method for fabricating a high reverse voltage semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/923,647 Expired - Lifetime US6797992B2 (en) | 2001-08-07 | 2001-08-07 | Apparatus and method for fabricating a high reverse voltage semiconductor device |
Country Status (1)
Country | Link |
---|---|
US (2) | US6797992B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9177951B2 (en) | 2014-01-06 | 2015-11-03 | Globalfoundries Inc. | Three-dimensional electrostatic discharge semiconductor device |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3789503A (en) * | 1970-06-26 | 1974-02-05 | Hitachi Ltd | Insulated gate type field effect device and method of making the same |
US4255757A (en) * | 1978-12-05 | 1981-03-10 | International Rectifier Corporation | High reverse voltage semiconductor device with fast recovery time with central depression |
US5141887A (en) * | 1990-07-02 | 1992-08-25 | Motorola, Inc. | Low voltage, deep junction device and method |
US5164813A (en) * | 1988-06-24 | 1992-11-17 | Unitrode Corporation | New diode structure |
US5275689A (en) * | 1991-11-14 | 1994-01-04 | E. I. Du Pont De Nemours And Company | Method and compositions for diffusion patterning |
US5294814A (en) * | 1992-06-09 | 1994-03-15 | Kobe Steel Usa | Vertical diamond field effect transistor |
US5619047A (en) * | 1994-10-31 | 1997-04-08 | Asea Brown Boveri Ag | Semiconductor diode in which electrons are injected into a reverse current |
US5631181A (en) * | 1993-04-13 | 1997-05-20 | Sgs-Thomson Microelectronics S.A. | Method of making a monolithic diode array |
US5640043A (en) * | 1995-12-20 | 1997-06-17 | General Instrument Corporation Of Delaware | High voltage silicon diode with optimum placement of silicon-germanium layers |
US5668397A (en) * | 1991-09-27 | 1997-09-16 | Harris Corp. | High frequency analog transistors, method of fabrication and circuit implementation |
US5801431A (en) * | 1996-01-18 | 1998-09-01 | International Rectifier Corporation | MOS gated semiconductor device with source metal covering the active gate |
US5866452A (en) * | 1994-08-09 | 1999-02-02 | Siemens Aktiengesellschaft | Process for producing a silicon capacitor |
US5930660A (en) * | 1997-10-17 | 1999-07-27 | General Semiconductor, Inc. | Method for fabricating diode with improved reverse energy characteristics |
US5936164A (en) * | 1997-08-27 | 1999-08-10 | Delco Electronics Corporation | All-silicon capacitive pressure sensor |
US6020603A (en) * | 1996-09-24 | 2000-02-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with a beveled and chamfered outer peripheral portion |
US6031254A (en) * | 1996-07-26 | 2000-02-29 | Sgs-Thomson Microelectronics S.A. | Monolithic assembly of an IGBT transistor and a fast diode |
US20020163059A1 (en) * | 2000-02-17 | 2002-11-07 | Hamerski Roman J. | Device with epitaxial base |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0632503B1 (en) * | 1993-07-01 | 2001-10-31 | Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno | Integrated edge structure for high voltage semiconductor devices and related manufacturing process |
JP3219045B2 (en) * | 1998-02-20 | 2001-10-15 | 日本電気株式会社 | Manufacturing method of vertical MISFET |
-
2001
- 2001-08-07 US US09/923,647 patent/US6797992B2/en not_active Expired - Lifetime
-
2003
- 2003-08-13 US US10/640,290 patent/US20040046228A1/en not_active Abandoned
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3789503A (en) * | 1970-06-26 | 1974-02-05 | Hitachi Ltd | Insulated gate type field effect device and method of making the same |
US4255757A (en) * | 1978-12-05 | 1981-03-10 | International Rectifier Corporation | High reverse voltage semiconductor device with fast recovery time with central depression |
US5164813A (en) * | 1988-06-24 | 1992-11-17 | Unitrode Corporation | New diode structure |
US5141887A (en) * | 1990-07-02 | 1992-08-25 | Motorola, Inc. | Low voltage, deep junction device and method |
US5668397A (en) * | 1991-09-27 | 1997-09-16 | Harris Corp. | High frequency analog transistors, method of fabrication and circuit implementation |
US5275689A (en) * | 1991-11-14 | 1994-01-04 | E. I. Du Pont De Nemours And Company | Method and compositions for diffusion patterning |
US5294814A (en) * | 1992-06-09 | 1994-03-15 | Kobe Steel Usa | Vertical diamond field effect transistor |
US5631181A (en) * | 1993-04-13 | 1997-05-20 | Sgs-Thomson Microelectronics S.A. | Method of making a monolithic diode array |
US5866452A (en) * | 1994-08-09 | 1999-02-02 | Siemens Aktiengesellschaft | Process for producing a silicon capacitor |
US5619047A (en) * | 1994-10-31 | 1997-04-08 | Asea Brown Boveri Ag | Semiconductor diode in which electrons are injected into a reverse current |
US5640043A (en) * | 1995-12-20 | 1997-06-17 | General Instrument Corporation Of Delaware | High voltage silicon diode with optimum placement of silicon-germanium layers |
US5801431A (en) * | 1996-01-18 | 1998-09-01 | International Rectifier Corporation | MOS gated semiconductor device with source metal covering the active gate |
US5861657A (en) * | 1996-01-18 | 1999-01-19 | International Rectifier Corporation | Graded concentration epitaxial substrate for semiconductor device having resurf diffusion |
US6031254A (en) * | 1996-07-26 | 2000-02-29 | Sgs-Thomson Microelectronics S.A. | Monolithic assembly of an IGBT transistor and a fast diode |
US6020603A (en) * | 1996-09-24 | 2000-02-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with a beveled and chamfered outer peripheral portion |
US5936164A (en) * | 1997-08-27 | 1999-08-10 | Delco Electronics Corporation | All-silicon capacitive pressure sensor |
US5930660A (en) * | 1997-10-17 | 1999-07-27 | General Semiconductor, Inc. | Method for fabricating diode with improved reverse energy characteristics |
US20020163059A1 (en) * | 2000-02-17 | 2002-11-07 | Hamerski Roman J. | Device with epitaxial base |
Also Published As
Publication number | Publication date |
---|---|
US20030030069A1 (en) | 2003-02-13 |
US6797992B2 (en) | 2004-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6362112B1 (en) | Single step etched moat | |
US5311055A (en) | Trenched bipolar transistor structures | |
US4925808A (en) | Method for making IC die with dielectric isolation | |
EP2602810B1 (en) | Silicon substrate, epitaxial structure including the same, and method of manufacturing the silicon substrate | |
US8449675B2 (en) | Semiconductor wafer with an epitaxially deposited layer, and process for producing the semiconductor wafer | |
US3930300A (en) | Junction field effect transistor | |
EP0442414A2 (en) | Compound semiconductor substrate and method of manufacturing the same | |
CN109996908B (en) | Silicon carbide semiconductor wafer, silicon carbide semiconductor chip, and method for manufacturing silicon carbide semiconductor device | |
US5089428A (en) | Method for forming a germanium layer and a heterojunction bipolar transistor | |
KR20050118162A (en) | Shallow trench isolation structure for strained si on sige | |
US5250461A (en) | Method for dielectrically isolating integrated circuits using doped oxide sidewalls | |
GB2082386A (en) | Zener diodes and their manufacture | |
US3997378A (en) | Method of manufacturing a semiconductor device utilizing monocrystalline-polycrystalline growth | |
US6797992B2 (en) | Apparatus and method for fabricating a high reverse voltage semiconductor device | |
JP6125568B2 (en) | Optimization layer for semiconductors | |
US10217852B1 (en) | Heterojunction bipolar transistors with a controlled undercut formed beneath the extrinsic base | |
JP2007506290A (en) | Semiconductor channel on insulating structure | |
EP0071276B1 (en) | High switching speed semiconductor device containing graded killer impurity | |
US5130261A (en) | Method of rendering the impurity concentration of a semiconductor wafer uniform | |
US6803298B2 (en) | Method of manufacturing a device with epitaxial base | |
EP1342271B1 (en) | Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices | |
EP0042380B1 (en) | Method for achieving ideal impurity base profile in a transistor | |
CA1297210C (en) | Technique for fabricating complementary dielectrically isolated wafer | |
CN114175274B (en) | Semiconductor structure and preparation method thereof | |
US7381267B2 (en) | Heteroatomic single-crystal layers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |