US20040087046A1 - Method for testing chips on flat solder bumps - Google Patents

Method for testing chips on flat solder bumps Download PDF

Info

Publication number
US20040087046A1
US20040087046A1 US10/688,418 US68841803A US2004087046A1 US 20040087046 A1 US20040087046 A1 US 20040087046A1 US 68841803 A US68841803 A US 68841803A US 2004087046 A1 US2004087046 A1 US 2004087046A1
Authority
US
United States
Prior art keywords
solder bumps
solder
multiplicity
flat
chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/688,418
Inventor
Madhav Datta
Peter Gruber
Judith Rubino
Carlos Sambucetti
George Walker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US10/688,418 priority Critical patent/US20040087046A1/en
Publication of US20040087046A1 publication Critical patent/US20040087046A1/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00—Soldering, e.g. brazing, or unsoldering
    • B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016—Brazing of electronic components
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00—Soldering, e.g. brazing, or unsoldering
    • B23K1/20—Preliminary treatment of work or areas to be soldered, e.g. in respect of a galvanic coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00—Articles made by soldering, welding or cutting
    • B23K2101/36—Electric or electronic devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H01L2224/1148—Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/1183—Reworking, e.g. shaping
    • H01L2224/1184—Reworking, e.g. shaping involving a mechanical process, e.g. planarising the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1401—Structure
    • H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1405—Shape
    • H01L2224/14051—Bump connectors having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Definitions

  • the present invention generally relates to a method for testing integrated circuit (IC) chips with probe needles on solder bumps and more particularly, relates to a method for testing IC chips with probe needles on solder bumps that have substantially flattened top surfaces for ease of probing and IC chips that have flattened solder bumps planted on top.
  • IC integrated circuit
  • the solder ball 10 shown in FIG. 1 presents a probing target that is difficult to contact.
  • the difficulties encountered are two fold.
  • the large variation in Z height requires that both the probe wires and the solder balls be extremely well aligned.
  • the probe wire must travel much further in the Z direction to contact the solder ball 10 due to its spherical shape.
  • solder sticking to the probe wires when the probe pad is withdrawn from the wafer, or the chip. This both contaminates the probe head and affects the solder ball volume uniformity. It is therefore desirable to provide an improved chip or wafer testing method in which probe wires are used to contact solder bumps before the bumps are reflown into solder balls.
  • the solder bumps ideally should have a consistent Z height and increased target area for contacting by the probe wires.
  • FIG. 1 is an enlarged, cross-sectional view of a conventional solder ball after a reflow process formed from a solder bump.
  • FIG. 2 is an enlarged, cross-sectional view of a conventional probe testing apparatus with the probe pad and probe wires pressed upon a multiplicity of solder balls planted on an IC chip.
  • FIG. 3A is an enlarged, cross-sectional view of a present invention IC chip to be tested which contains an under-volumed solder ball planted on top.
  • FIG. 3B is an enlarged, cross-sectional view of the IC chip of FIG. 3A with a flat platen compressed on top surfaces of the solder bumps.
  • FIG. 3C is an enlarged, cross-sectional view of the present invention IC chip of FIG. 3A after the top of the solder bumps are planarized by the flat platen.
  • FIG. 4A is an enlarged, cross-sectional view of a present invention IC chip that has flattened hemi-spherical solder bumps planted on a top surface.
  • FIG. 4B is an enlarged, cross-sectional view of a present invention IC chip that has electroplated short cylinders planted on a top surface.
  • FIG. 5A is an enlarged, cross-sectional view of a present invention IC chip that has solder bumps planted in an in-situ mold placed on top of the chip and filled with a molten solder screening process.
  • FIG. 5B is an enlarged, cross-sectional view of the IC chip of FIG. 5A after the solder bumps are reflown into solder balls for a final chip attach process.
  • the present invention discloses a method for improving electrical probing of evaporated, electroplated or MSS (molten solder screening) deposited solder bumps.
  • the MSS technique is a more recently developed method that does not have the limitations of the solder paste screening technique of significant volume reductions between the initial paste and the final solder volume.
  • pure molten solder is dispensed.
  • surface tension alone is insufficient to maintain intimate contact between a mold and a substrate.
  • a new method and apparatus for maintaining such are therefore necessary.
  • a method for forming solder bumps by a MSS technique that does not have the drawbacks or shortcomings of the conventional solder bumping techniques has been proposed.
  • a flexible die member is used in combination with pressure means to enable the die member to intimately engage a mold surface and thus filling the mold cavities and forming the solder bumps.
  • the flexible die head also serves the function of a wiper by using a trailing edge for removing excess molten solder from the surface of the mold.
  • the present invention method can be performed on an entire wafer or on an IC chip.
  • the present invention novel method can be carried out by several alternative techniques which will be discussed in several embodiments of the present invention.
  • the present invention generally discloses a method by which both electroplated C4 chip I/O interconnects and MSS structures can be probed at final wafer test in an improved manner.
  • the improvement is based on the fact that reflowed C4 structures are spherical and present difficult targets to probe uniformly at final wafer test.
  • the fall-off in Z height from spheres not situated on perfect centers or differing in volume is drastic.
  • the present invention provides a method in which the targets, or the C4's to be probed are increased in area, as well as uniform in their Z height such that many processing problems are alleviated or minimized.
  • wafers plated with 97/3 Pb/Sn are reflowed before final wafer tests.
  • the reflow process is necessary after the C4 evaporation of Pb/Sn through solder masks in order to mix the components and join them to the ball limiting metallurgy on top of the wafer.
  • evaporated solder bump structures after reflow i.e. solder balls 12 and 14 that are planted on wafer 18 forming an IC device 24 , wherein solder ball 14 is under-volumed and has a smaller Z height.
  • a flat platen 26 which has a flat planar surface 28 is pressed onto the top surfaces of the solder balls 12 , 14 in a planarization process.
  • the solder balls are normally electroplated with 97/3 Pb/Sn solder material and are thus soft enough for the flat platen 26 to flatten the top surfaces.
  • solder balls 12 , 14 are planarized to have the same Z height and a generally increased target area 32 , 34 on the solder balls, respectively.
  • the evaporated structure after reflow can be planarized on the handler during final test in order to increase, i.e., up to four fold, the target area to be probed while eliminating the probe overdrive which would otherwise be necessary for contacting an under-volumed ball.
  • the amount of planarization of the C4 balls is limited by the reflow characteristics of the structure after probing.
  • solder balls 12 , 14 revert back to a spherical shape during the final reflow process for attaching the diced chips to the substrates.
  • a similar method can be applied to an MSS structure after solder bumps are first transferred to the wafer or substrate from the solder mold plate.
  • the transferred MSS structure has an increased surface area as well as a uniform Z height and does not require the planarization step as described above utilized for plated C4 bumps.
  • the MSS structure is also on perfect center since it is an exact duplicate of the mold plate. After final test probing, the MSS structure can be reflowed.
  • the method for increasing the target areas, at a uniform Z height eliminates many problems for the testing process. Hitting all the balls with proper contact resistance and minimal physical damage is problematic when the probe wires are not on perfect center or planar, or C4 balls that vary in volume, and thus height, and distance from their ideal location. In the past, in order to overcome these problems, the probes have to be overdriven resulting in excessive physical damage to the balls that have the correct volume and are in the correct location. There are further processing problems of picking up and transferring solder as a result of overdrive.
  • tin-rich solders are harder and thus less easily damaged during probing.
  • tin-rich solder balls which typically reflow at a temperature of between about 180° C. and about 200° C. which include eutectic tin-lead, for instance as Sn 63/Pb37 at 183° C., the solder bumps may be probed immediately after deposition. This enables an immediate improvement due to the as-deposited solder preformed shape.
  • both the MSS deposited solder bumps 30 and the electroplated solder bumps 36 have preformed shapes that are substantially flat topped.
  • the solder preforms have a flattened hemi-spherical shape as shown in FIG. 4A. Since the preforms exactly replicate the mold cavities, they all have the same Z height and also have a large target area.
  • an in-situ solder mold 40 is used to produce solder bumps, or preforms of desirable shapes.
  • a suitable in-situ mold material may be a polyimide which can be screen printed directly on top of a wafer.
  • the final polyimide layer may further be a passivation layer that is patterned by a standard photolithographic method.
  • the deposited solder layers are initially completely flat since they are defined by the plane of the polyimide mold layer. This makes the probing by probe wires easy both in a Z direction, i.e. since all the probe sites are at exactly the same height, and also in the X-Y direction, i.e. since the as-deposited solder pad diameters are much larger than the final reflowed ball diameters.
  • the MSS deposited solder is completely flush with the top surface of the passivation layer. This produces a uniformly flat solder surface from pad-to-pad for all the probe wires.
  • the final solder volume for the ball is contained in a preform that has a relatively short Z height, there is a correspondingly greater target area for the probe wires. For instance, for a solder ball that has a final height of 3 ⁇ 4 mils, the as-deposited solder preform may reside in a cavity with a diameter of 5 ⁇ 6 mils with an appropriate depth to achieve the desired volume on final reflow.
  • the probe target area made available by the present invention third preferred embodiment is much larger than for a solder ball.
  • the solder preforms may be kept in their as-deposited shape through wafer dicing, chip storage, etc. Only at the final chip attach stage, the solder is reflowed such that the preform changes into the final solder ball shape by surface tension due to the effect of a fluxing agent or any other surface enhancement agent. This is shown in FIG. 5B with the reflowed solder balls in an upside-down position contacting a laminated substrate 50 . In this case, the in-situ mold 40 is also left on the surface of the wafer 18 as a passivation layer.
  • the present invention novel method may also be applied to substrate applications such as in miro-BGA's.
  • the MSS mold transfer is typically used for solder bumping.
  • the probing is done immediately after transfer when the mold is initially removed, the solder preforms deposited on the substrates will all be at the same height and have larger diameters than when subsequently reflowed into solder balls. The intermediate point is when the probe testing is conducted.

Abstract

A method for testing integrated circuit chips with probe wires on flat solder bumps and IC chips that are equipped with flat solder bumps are disclosed. In the method, an IC chip that has a multiplicity of bond pads and a multiplicity of flat solder bumps are first provided in which each of the solder bumps has a height less than ½ of its diameter on the multiplicity of bond pads. The probe wires can thus be easily used to contact the increased target area on the solder bumps for establishing electrical connection with a test circuit. The probe can further be conducted easily with all the Z height of the bumps are substantially equal. The height of the solder bumps may be suitably controlled by either a planarization process in which soft solder bumps are compressed by a planar surface, or solder bumps are formed in an in-situ mold by either a MSS or an electroplating process for forming solder bumps in the shape of short cylinders. When the MSS method is used for planting the bumps, solder bumps are transferred onto the wafer surface in a substantially flattened hemi-spherical shape.

Description

    FIELD OF THE INVENTION
  • The present invention generally relates to a method for testing integrated circuit (IC) chips with probe needles on solder bumps and more particularly, relates to a method for testing IC chips with probe needles on solder bumps that have substantially flattened top surfaces for ease of probing and IC chips that have flattened solder bumps planted on top. [0001]
    • BACKGROUND OF THE INVENTION
  • In the fabrication process for IC devices, wafer probing is currently practiced after the evaporated solder has been reflowed such that lead and tin which are deposited sequentially can be properly mixed. In the electroplating deposition process, lead and tin are deposited simultaneously to form an alloy. However, the surface as deposited is rough and soft, thus making it difficult to probe with probe needles. A reflow process is therefore required to produce a smooth, spherical surface for the probe needles. After the reflow process is carried out, the shape of the solder bumps becomes spherical. This is shown in FIG. 1. [0002]
  • The [0003] solder ball 10 shown in FIG. 1 presents a probing target that is difficult to contact. The difficulties encountered are two fold. First, as a spherical shape shown in FIG. 1, there is a rapid variation in the Z height for a small change in the X-Y plane, i.e., the distance B shown in FIG. 1. The large variation in Z height requires that both the probe wires and the solder balls be extremely well aligned. When a probe wire, or needle, is slightly misplaced in the X-Y plane from the exact center of the solder ball 10, the probe wire must travel much further in the Z direction to contact the solder ball 10 due to its spherical shape. Secondly, if a solder ball is significantly below the specified volume, as shown in FIG. 2 where solder ball 20 has a lower than specified volume, the probe wire 22 must travel further in the Z direction to contact the top surface of the solder ball 20. Both of the above described problems require the probe wire to be overdriven, or the entire probe head to be overdriven, such that all the probe wires are pushed harder against their solder ball targets so that the probe wires for either a low volume or an off-center ball still hit their target. This presents another processing problem in that since most solder balls are of the proper size and in the correct location, overdriven probe wires can damage these solder balls excessively due to the extra mechanical force required to contact problem balls. This may even result in solder sticking to the probe wires when the probe pad is withdrawn from the wafer, or the chip. This both contaminates the probe head and affects the solder ball volume uniformity. It is therefore desirable to provide an improved chip or wafer testing method in which probe wires are used to contact solder bumps before the bumps are reflown into solder balls. The solder bumps ideally should have a consistent Z height and increased target area for contacting by the probe wires.
  • It is therefore an object of the present invention to provide a method for testing IC chips with probe wires that does not have the drawbacks or shortcomings of the conventional test methods. [0004]
  • It is another object of the present invention to provide a method for testing IC chips with probe wires by providing an IC chip with a multiplicity of solder bumps on an active surface wherein the bumps each having a height less than ½ of its diameter. [0005]
  • It is a further object of the present invention to provide a method for testing IC chips with probe wires on flat solder bumps in which a multiplicity of solder bumps is planted by a technique of evaporation, electroplating, injection molded solder or molten solder screening. [0006]
  • It is another further object of the present invention to provide a method for testing IC chips with probe wires on solder bumps that have substantially flattened top surfaces such that an increased target area is available for contacting the probe wires. [0007]
  • It is still another object of the present invention to provide a method for testing IC chips with probe wires on substantially flattened top surfaces of solder bumps by first forming the solder bumps with a soft solder material and then planarizing the bumps by a platen with a planar surface. [0008]
  • It is yet another object of the present invention to provide a method for testing IC chips with probe wires on substantially flattened top surfaces of solder bumps wherein the solder bumps are deposited in an in-situ solder mold forming pancake-like solder bumps by an electroplating or molten solder screening technique. [0009]
  • It is still another further object of the present invention to provide an IC chip that has substantially flattened solder bumps on an active surface and the bumps are formed in flattened hemi-spherical shape on a multiplicity of bond pads wherein each of the bumps has a height less than ½ of the maximum diameter of the hemi-spherical shapes. [0010]
  • It is yet another further object of the present invention to provide an IC chip that has flat solder bumps on an active surface wherein the bumps are formed in cylindrical shape on a multiplicity of bond pads with each of the bumps having a height less than ½ of the diameter of the cylindrical shape.[0011]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • These and other objects, features and advantages of the present invention will become apparent upon consideration of the specification and the appended drawings, in which: [0012]
  • FIG. 1 is an enlarged, cross-sectional view of a conventional solder ball after a reflow process formed from a solder bump. [0013]
  • FIG. 2 is an enlarged, cross-sectional view of a conventional probe testing apparatus with the probe pad and probe wires pressed upon a multiplicity of solder balls planted on an IC chip. [0014]
  • FIG. 3A is an enlarged, cross-sectional view of a present invention IC chip to be tested which contains an under-volumed solder ball planted on top. [0015]
  • FIG. 3B is an enlarged, cross-sectional view of the IC chip of FIG. 3A with a flat platen compressed on top surfaces of the solder bumps. [0016]
  • FIG. 3C is an enlarged, cross-sectional view of the present invention IC chip of FIG. 3A after the top of the solder bumps are planarized by the flat platen. [0017]
  • FIG. 4A is an enlarged, cross-sectional view of a present invention IC chip that has flattened hemi-spherical solder bumps planted on a top surface. [0018]
  • FIG. 4B is an enlarged, cross-sectional view of a present invention IC chip that has electroplated short cylinders planted on a top surface. [0019]
  • FIG. 5A is an enlarged, cross-sectional view of a present invention IC chip that has solder bumps planted in an in-situ mold placed on top of the chip and filled with a molten solder screening process. [0020]
  • FIG. 5B is an enlarged, cross-sectional view of the IC chip of FIG. 5A after the solder bumps are reflown into solder balls for a final chip attach process.[0021]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • The present invention discloses a method for improving electrical probing of evaporated, electroplated or MSS (molten solder screening) deposited solder bumps. [0022]
  • The MSS technique is a more recently developed method that does not have the limitations of the solder paste screening technique of significant volume reductions between the initial paste and the final solder volume. In the MSS method, pure molten solder is dispensed. When the MSS solder-bumping method is used on large substrates such as 8 inch or 12 inch wafers, surface tension alone is insufficient to maintain intimate contact between a mold and a substrate. In order to facilitate the required abutting contact over large surface areas, a new method and apparatus for maintaining such are therefore necessary. [0023]
  • For instance, in a co-pending application of Attorney Docket No. YO997-216 commonly assigned to the Assignee of the present application and is hereby incorporated by reference in its entirety, a method for forming solder bumps by a MSS technique that does not have the drawbacks or shortcomings of the conventional solder bumping techniques has been proposed. In the method, a flexible die member is used in combination with pressure means to enable the die member to intimately engage a mold surface and thus filling the mold cavities and forming the solder bumps. The flexible die head also serves the function of a wiper by using a trailing edge for removing excess molten solder from the surface of the mold. [0024]
  • Typically, the present invention method can be performed on an entire wafer or on an IC chip. The present invention novel method can be carried out by several alternative techniques which will be discussed in several embodiments of the present invention. [0025]
  • The present invention generally discloses a method by which both electroplated C4 chip I/O interconnects and MSS structures can be probed at final wafer test in an improved manner. The improvement is based on the fact that reflowed C4 structures are spherical and present difficult targets to probe uniformly at final wafer test. The fall-off in Z height from spheres not situated on perfect centers or differing in volume is drastic. The present invention provides a method in which the targets, or the C4's to be probed are increased in area, as well as uniform in their Z height such that many processing problems are alleviated or minimized. [0026]
  • In the conventional practice, wafers plated with 97/3 Pb/Sn are reflowed before final wafer tests. The reflow process is necessary after the C4 evaporation of Pb/Sn through solder masks in order to mix the components and join them to the ball limiting metallurgy on top of the wafer. [0027]
  • In a preferred embodiment, as shown in FIGS. 3A, 3B and [0028] 3C, evaporated solder bump structures after reflow, i.e. solder balls 12 and 14 that are planted on wafer 18 forming an IC device 24, wherein solder ball 14 is under-volumed and has a smaller Z height. In the preferred embodiment method, a flat platen 26 which has a flat planar surface 28 is pressed onto the top surfaces of the solder balls 12, 14 in a planarization process. It should be noted that the solder balls are normally electroplated with 97/3 Pb/Sn solder material and are thus soft enough for the flat platen 26 to flatten the top surfaces.
  • After the planarization process is conducted, as shown in FIG. 3B, the [0029] solder balls 12,14 are planarized to have the same Z height and a generally increased target area 32,34 on the solder balls, respectively.
  • In general, the evaporated structure after reflow can be planarized on the handler during final test in order to increase, i.e., up to four fold, the target area to be probed while eliminating the probe overdrive which would otherwise be necessary for contacting an under-volumed ball. The amount of planarization of the C4 balls is limited by the reflow characteristics of the structure after probing. [0030]
  • For both evaporated and electroplated solder balls, a reflow step is normally required after deposition for mixing the alloy materials, such as lead and tin. For high temperature solder balls which typically reflow at about 300° C., it is possible to planarize the array of solder balls before probing. This is possible because these alloys contain mostly lead (90% or more) which is very soft and thus deformable. The planarization can be readily carried out on a handler during the final wafer test procedure. The spherical balls, after the planarization process is carried out, have a flat top which provides two major benefits. First, all balls have the top probing surface at the exact same Z height and secondly, the target area is increased over a non-planarized array. The benefits achieved by the present invention is self evident by an examination of FIG. 3C. The [0031] solder balls 12,14 revert back to a spherical shape during the final reflow process for attaching the diced chips to the substrates.
  • In an alternate embodiment of the present invention novel method, a similar method can be applied to an MSS structure after solder bumps are first transferred to the wafer or substrate from the solder mold plate. The transferred MSS structure has an increased surface area as well as a uniform Z height and does not require the planarization step as described above utilized for plated C4 bumps. The MSS structure is also on perfect center since it is an exact duplicate of the mold plate. After final test probing, the MSS structure can be reflowed. [0032]
  • The method for increasing the target areas, at a uniform Z height, eliminates many problems for the testing process. Hitting all the balls with proper contact resistance and minimal physical damage is problematic when the probe wires are not on perfect center or planar, or C4 balls that vary in volume, and thus height, and distance from their ideal location. In the past, in order to overcome these problems, the probes have to be overdriven resulting in excessive physical damage to the balls that have the correct volume and are in the correct location. There are further processing problems of picking up and transferring solder as a result of overdrive. [0033]
  • It should be noted that unlike lead-rich solders, tin-rich solders are harder and thus less easily damaged during probing. For low temperature, tin-rich solder balls which typically reflow at a temperature of between about 180° C. and about 200° C. which include eutectic tin-lead, for instance as Sn 63/Pb37 at 183° C., the solder bumps may be probed immediately after deposition. This enables an immediate improvement due to the as-deposited solder preformed shape. As shown in FIGS. 4A and 4B, both the MSS deposited solder bumps [0034] 30 and the electroplated solder bumps 36 have preformed shapes that are substantially flat topped. With the MSS method, once the solder has been transferred from the mold to the wafer, the solder preforms have a flattened hemi-spherical shape as shown in FIG. 4A. Since the preforms exactly replicate the mold cavities, they all have the same Z height and also have a large target area. The preforms deposited by electroplating, such as those shown in FIG. 4B, are also at constant Z height and thus have a shape like a short cylinder. The height of the cylinder is normally less than ½ of the diameter of the cylinder. The top of the short cylinders 36 therefore offers a large target area 38 for the probe wires. After probing by probe wires, all the preforms again revert to fully spherical solder balls during the final reflow process to attach the diced chips to the laminates.
  • In a second alternate embodiment of the present invention method, an in-[0035] situ solder mold 40 is used to produce solder bumps, or preforms of desirable shapes. A suitable in-situ mold material may be a polyimide which can be screen printed directly on top of a wafer. The final polyimide layer may further be a passivation layer that is patterned by a standard photolithographic method. In this embodiment, the deposited solder layers are initially completely flat since they are defined by the plane of the polyimide mold layer. This makes the probing by probe wires easy both in a Z direction, i.e. since all the probe sites are at exactly the same height, and also in the X-Y direction, i.e. since the as-deposited solder pad diameters are much larger than the final reflowed ball diameters.
  • As seen in FIGS. 5A and 5B, when the [0036] final passivation layer 40 on the wafer 18 also serves as the in-situ mold, the MSS deposited solder is completely flush with the top surface of the passivation layer. This produces a uniformly flat solder surface from pad-to-pad for all the probe wires. Secondly, since the final solder volume for the ball is contained in a preform that has a relatively short Z height, there is a correspondingly greater target area for the probe wires. For instance, for a solder ball that has a final height of 3˜4 mils, the as-deposited solder preform may reside in a cavity with a diameter of 5˜6 mils with an appropriate depth to achieve the desired volume on final reflow. The probe target area made available by the present invention third preferred embodiment is much larger than for a solder ball.
  • After the wire probing is carried out, the solder preforms may be kept in their as-deposited shape through wafer dicing, chip storage, etc. Only at the final chip attach stage, the solder is reflowed such that the preform changes into the final solder ball shape by surface tension due to the effect of a fluxing agent or any other surface enhancement agent. This is shown in FIG. 5B with the reflowed solder balls in an upside-down position contacting a [0037] laminated substrate 50. In this case, the in-situ mold 40 is also left on the surface of the wafer 18 as a passivation layer.
  • It should be noted that while the three embodiments described above are carried out on silicon wafers, the present invention novel method may also be applied to substrate applications such as in miro-BGA's. In such applications, the MSS mold transfer is typically used for solder bumping. As previously described, if the probing is done immediately after transfer when the mold is initially removed, the solder preforms deposited on the substrates will all be at the same height and have larger diameters than when subsequently reflowed into solder balls. The intermediate point is when the probe testing is conducted. [0038]
  • While the present invention has been described in an illustrative manner, it should be understood that the terminology used is intended to be in a nature of words of description rather than of limitation. [0039]
  • Furthermore, while the present invention has been described in terms of a preferred and two alternate embodiments thereof, it is to be appreciated that those skilled in the art will readily apply these teachings to other possible variations of the invention. [0040]
  • The embodiment of the invention in which an exclusive property or privilege is claimed are defined as follows: [0041]

Claims (20)

1. A method for testing integrated circuit (IC) chips with probe needles on flat solder bumps comprising the steps of:
providing an IC chip with a multiplicity of bond pads on an active surface,
planting a multiplicity of solder bumps each having a height less than ½ of its diameter on said multiplicity of bond pads, and
contacting said solder bumps with probe needles and establishing electrical connections with a test circuit.
2. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps by a technique selected from the group consisting of evaporation, electroplating and molten solder screening.
3. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps each having a substantially flattened top surface.
4. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:
planting said multiplicity of solder bumps with a lead/tin solder material, and
planarizing said multiplicity of solder bumps forming a substantially flattened top surface on each of said bumps.
5. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:
planting said multiplicity of solder bumps with a solder material containing at least 80% lead, and
flatten the top surfaces of said multiplicity of solder bumps by a platen having a planar surface.
6. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps by a molten solder screening transfer process, each of said multiplicity of solder bumps having a flattened hemisphere.
7. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps by a molten solder screening technique in an in-situ mold such that each of the multiplicity of solder bumps planted has a flattened hemisphere.
8. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:
forming an in-situ solder mold on top of said IC chip with said multiplicity of solder bond pads exposed in a multiplicity of cavities,
filling said multiplicity of cavities with an electroplated solder material, and
removing said in-situ solder mold.
9. A method for testing IC chips with probe needles on flat solder bumps according to claim 8, wherein said in-situ solder mold is formed of a polymeric material.
10. A method for testing IC chips with probe needles on flat solder bumps according to claim 8, wherein said in-situ solder mold is formed of a screen-printable polyimide material.
11. A method for testing IC chips with probe needles on flat solder bumps according to claim 8, wherein said electroplated solder material filling said multiplicity of cavities forming short cylinders.
12. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:
forming an in-situ solder mold on top of said IC chip with said multiplicity of bond pads exposed in a multiplicity of cavities,
filling said multiplicity of cavities with a solder material by a molten solder screening technique, and
leaving said in-situ solder mold in place.
13. A method for testing IC chips with probe needles on flat solder bumps according to claim 12, wherein said in-situ mold is formed of a screen-printable polyimide material.
14. A method for testing IC chips with probe needles on flat solder bumps according to claim 12 further comprising the step of reflowing said solder material into solder balls for a final chip attach process.
15. An IC chip having substantially flattened solder bumps on an active surface comprising:
a multiplicity of bond pads formed on said active surface, and
a multiplicity of solder bumps formed in flattened hemi-spherical shape on said multiplicity of bond pads, each of said multiplicity of solder bumps having a height less than ½ of the maximum diameter of said hemi-spherical shapes.
16. An IC chip having substantially flattened solder bumps on an active surface according to claim 15, wherein said multiplicity of solder bumps is formed of a lead-containing solder material.
17. An IC chip having substantially flattened solder bumps on an active surface according to claim 15, wherein said multiplicity of solder bumps is formed of a soft solder material and flattened on the top surfaces by a flat platen.
18. An IC chip having flat solder bumps on an active surface comprising:
a multiplicity of bond pads formed on said active surface, and
a multiplicity of solder bumps formed in cylindrical shape on said multiplicity of bond pads, each of said multiplicity of solder bumps having a height less than {fraction (1)} of the diameter of said cylindrical shape.
19. An IC chip having flat solder bumps on an active surface according to claim 18, wherein said multiplicity of solder bumps is formed of a lead-containing solder material.
20. An IC chip having flat solder bumps on an active surface according to claim 18, wherein said multiplicity of solder bumps is formed in a pancake shape.
US10/688,418 1999-04-29 2003-10-17 Method for testing chips on flat solder bumps Abandoned US20040087046A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/688,418 US20040087046A1 (en) 1999-04-29 2003-10-17 Method for testing chips on flat solder bumps

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/301,889 US6656750B1 (en) 1999-04-29 1999-04-29 Method for testing chips on flat solder bumps
US10/688,418 US20040087046A1 (en) 1999-04-29 2003-10-17 Method for testing chips on flat solder bumps

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/301,889 Division US6656750B1 (en) 1999-04-29 1999-04-29 Method for testing chips on flat solder bumps

Publications (1)

Publication Number Publication Date
US20040087046A1 true US20040087046A1 (en) 2004-05-06

Family

ID=29549801

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/301,889 Expired - Fee Related US6656750B1 (en) 1999-04-29 1999-04-29 Method for testing chips on flat solder bumps
US10/688,418 Abandoned US20040087046A1 (en) 1999-04-29 2003-10-17 Method for testing chips on flat solder bumps

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/301,889 Expired - Fee Related US6656750B1 (en) 1999-04-29 1999-04-29 Method for testing chips on flat solder bumps

Country Status (1)

Country Link
US (2) US6656750B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080054455A1 (en) * 2006-08-29 2008-03-06 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor ball grid array package
US20080308935A1 (en) * 2007-06-18 2008-12-18 Samsung Electronics Co., Ltd. Semiconductor chip package, semiconductor package including semiconductor chip package, and method of fabricating semiconductor package
US20110130005A1 (en) * 2004-07-12 2011-06-02 International Business Machines Corporation Processing for overcoming extreme topography
US20150008580A1 (en) * 2013-07-02 2015-01-08 SK Hynix Inc. Stacked package and method for manufacturing the same

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6924171B2 (en) * 2001-02-13 2005-08-02 International Business Machines Corporation Bilayer wafer-level underfill
JP2003282789A (en) * 2002-03-26 2003-10-03 Umc Japan Semiconductor device, semiconductor device characteristic measuring jig, and semiconductor device characteristic measuring unit
US20060011712A1 (en) * 2004-07-15 2006-01-19 International Business Machines Corporation Improved decal solder transfer method
US20090111299A1 (en) * 2007-10-31 2009-04-30 International Business Machines Corporation Surface Mount Array Connector Leads Planarization Using Solder Reflow Method
US9207275B2 (en) * 2012-12-14 2015-12-08 International Business Machines Corporation Interconnect solder bumps for die testing
US10001508B2 (en) * 2016-06-17 2018-06-19 International Business Machines Corporation Integrated self-coining probe
US9818736B1 (en) * 2017-03-03 2017-11-14 Tdk Corporation Method for producing semiconductor package
US20180358321A1 (en) * 2017-06-13 2018-12-13 International Business Machines Corporation Pressing solder bumps to match probe profile during wafer level testing

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5587342A (en) * 1995-04-03 1996-12-24 Motorola, Inc. Method of forming an electrical interconnect
US5767010A (en) * 1995-03-20 1998-06-16 Mcnc Solder bump fabrication methods and structure including a titanium barrier layer
US5767580A (en) * 1993-04-30 1998-06-16 Lsi Logic Corporation Systems having shaped, self-aligning micro-bump structures
US5880017A (en) * 1994-08-08 1999-03-09 Hewlett-Packard Co. Method of bumping substrates by contained paste deposition
US5886362A (en) * 1993-12-03 1999-03-23 Motorola, Inc. Method of reflowing solder bumps after probe test
US5909634A (en) * 1996-12-20 1999-06-01 Texas Instruments Method and apparatus for forming solder on a substrate
US5937320A (en) * 1998-04-08 1999-08-10 International Business Machines Corporation Barrier layers for electroplated SnPb eutectic solder joints
US6241145B1 (en) * 1999-04-22 2001-06-05 Mitsubishi Denki Kabushiki Kaisha Lead-free solder joining method and electronic module manufactured by using the method

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5767580A (en) * 1993-04-30 1998-06-16 Lsi Logic Corporation Systems having shaped, self-aligning micro-bump structures
US5886362A (en) * 1993-12-03 1999-03-23 Motorola, Inc. Method of reflowing solder bumps after probe test
US5880017A (en) * 1994-08-08 1999-03-09 Hewlett-Packard Co. Method of bumping substrates by contained paste deposition
US5767010A (en) * 1995-03-20 1998-06-16 Mcnc Solder bump fabrication methods and structure including a titanium barrier layer
US5587342A (en) * 1995-04-03 1996-12-24 Motorola, Inc. Method of forming an electrical interconnect
US5909634A (en) * 1996-12-20 1999-06-01 Texas Instruments Method and apparatus for forming solder on a substrate
US5937320A (en) * 1998-04-08 1999-08-10 International Business Machines Corporation Barrier layers for electroplated SnPb eutectic solder joints
US6241145B1 (en) * 1999-04-22 2001-06-05 Mitsubishi Denki Kabushiki Kaisha Lead-free solder joining method and electronic module manufactured by using the method

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110130005A1 (en) * 2004-07-12 2011-06-02 International Business Machines Corporation Processing for overcoming extreme topography
US8603846B2 (en) * 2004-07-12 2013-12-10 International Business Machines Corporation Processing for overcoming extreme topography
US9263292B2 (en) 2004-07-12 2016-02-16 Globalfoundries Inc. Processing for overcoming extreme topography
US20080054455A1 (en) * 2006-08-29 2008-03-06 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor ball grid array package
US20080274569A1 (en) * 2006-08-29 2008-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming semiconductor ball grid array package
US20080308935A1 (en) * 2007-06-18 2008-12-18 Samsung Electronics Co., Ltd. Semiconductor chip package, semiconductor package including semiconductor chip package, and method of fabricating semiconductor package
US20150008580A1 (en) * 2013-07-02 2015-01-08 SK Hynix Inc. Stacked package and method for manufacturing the same
US9165899B2 (en) * 2013-07-02 2015-10-20 SK Hynix Inc. Stacked package and method for manufacturing the same

Also Published As

Publication number Publication date
US6656750B1 (en) 2003-12-02

Similar Documents

Publication Publication Date Title
US6656750B1 (en) Method for testing chips on flat solder bumps
US7163830B2 (en) Method for temporarily engaging electronic component for test
US8117982B2 (en) Method and apparatus for depositing coplanar microelectronic interconnectors using a compliant mold
US6204089B1 (en) Method for forming flip chip package utilizing cone shaped bumps
US5829668A (en) Method for forming solder bumps on bond pads
US6348399B1 (en) Method of making chip scale package
JP2000100851A (en) Semiconductor substrate and manufacture thereof and structure and method for mounting semiconductor parts
US20020056741A1 (en) Application of wire bonding technology on wafer bump, wafer level chip scale package structure and the method of manufacturing the same
US5985694A (en) Semiconductor die bumping method utilizing vacuum stencil
US6358836B1 (en) Wafer level package incorporating elastomeric pads in dummy plugs
US20070111500A1 (en) Method and apparatus for attaching solder balls to substrate
US8046911B2 (en) Method for mounting electronic component on substrate and method for forming solder surface
US9972556B2 (en) Metal cored solder decal structure and process
US20070120268A1 (en) Intermediate connection for flip chip in packages
US6518674B2 (en) Temporary attach article and method for temporary attach of devices to a substrate
US6365977B1 (en) Insulating interposer between two electronic components and process thereof
US5567648A (en) Process for providing interconnect bumps on a bonding pad by application of a sheet of conductive discs
US6916687B2 (en) Bump process for flip chip package
US7755200B2 (en) Methods and arrangements for forming solder joint connections
Gruber et al. Injection molded solder technology for Pb-free wafer bumping
Kang et al. Flip-chip interconnections: past, present, and future
Jittinorasett UBM Formation on Single Die/Dice for Flip Chip Applications
US7129590B2 (en) Stencil and method for depositing material onto a substrate
Rajoo et al. Super stretched solder interconnects for wafer level packaging
JPH05102251A (en) Tab tape, manufacture thereof and ic chip mounting method using said tab tape

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910