US20040094841A1 - Wiring structure on semiconductor substrate and method of fabricating the same - Google Patents
Wiring structure on semiconductor substrate and method of fabricating the same Download PDFInfo
- Publication number
- US20040094841A1 US20040094841A1 US10/700,136 US70013603A US2004094841A1 US 20040094841 A1 US20040094841 A1 US 20040094841A1 US 70013603 A US70013603 A US 70013603A US 2004094841 A1 US2004094841 A1 US 2004094841A1
- Authority
- US
- United States
- Prior art keywords
- insulating film
- film
- bump electrodes
- interconnections
- recess
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 72
- 239000000758 substrate Substances 0.000 title claims abstract description 52
- 238000004519 manufacturing process Methods 0.000 title description 54
- 230000000994 depressogenic effect Effects 0.000 claims abstract description 5
- 238000000034 method Methods 0.000 claims description 22
- 238000007747 plating Methods 0.000 claims description 20
- 239000011347 resin Substances 0.000 claims description 19
- 229920005989 resin Polymers 0.000 claims description 19
- 238000009713 electroplating Methods 0.000 claims description 15
- 239000000463 material Substances 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 8
- 229910000679 solder Inorganic materials 0.000 claims description 4
- 238000005389 semiconductor device fabrication Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 136
- 229910052751 metal Inorganic materials 0.000 description 123
- 239000002184 metal Substances 0.000 description 123
- 230000001681 protective effect Effects 0.000 description 109
- 238000009826 distribution Methods 0.000 description 105
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 33
- 229910052710 silicon Inorganic materials 0.000 description 33
- 239000010703 silicon Substances 0.000 description 33
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 28
- 239000010949 copper Substances 0.000 description 28
- 229910052802 copper Inorganic materials 0.000 description 28
- 230000004048 modification Effects 0.000 description 20
- 238000012986 modification Methods 0.000 description 20
- 230000015572 biosynthetic process Effects 0.000 description 15
- 238000000059 patterning Methods 0.000 description 13
- 230000005012 migration Effects 0.000 description 12
- 238000013508 migration Methods 0.000 description 12
- 238000000151 deposition Methods 0.000 description 10
- 150000002500 ions Chemical class 0.000 description 10
- 229920001721 polyimide Polymers 0.000 description 9
- 239000004642 Polyimide Substances 0.000 description 8
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 7
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 238000004544 sputter deposition Methods 0.000 description 6
- 239000010936 titanium Substances 0.000 description 6
- 229910052719 titanium Inorganic materials 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000004528 spin coating Methods 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000007772 electroless plating Methods 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 230000035515 penetration Effects 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- JPVYNHNXODAKFH-UHFFFAOYSA-N Cu2+ Chemical compound [Cu+2] JPVYNHNXODAKFH-UHFFFAOYSA-N 0.000 description 2
- 229910001431 copper ion Inorganic materials 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 239000002244 precipitate Substances 0.000 description 1
- 238000001556 precipitation Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
- H01L2224/02313—Subtractive methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0236—Shape of the insulating layers therebetween
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the present invention relates to a wiring structure on a semiconductor substrate and, more particularly, to a wiring structure capable of preventing ion migration between interconnections formed at fine pitches, and a method of fabricating the same.
- a conventional semiconductor device called a CSP chip size package
- CSP chip size package
- a copper bump electrode is formed on a connecting pad portion of each distribution wire.
- An encapsulating film is formed on the insulating film and the distribution wires such that the upper surface of the encapsulating film is leveled with the upper surfaces of the bump electrodes (e.g., U.S. Pat. No. 6,600,234B2).
- a wiring substrate metal layer is formed on a substantially flat upper surface of an insulating film. Therefore, if water in the use environment penetrates into the encapsulating film, copper ions flowing out from the wiring substrate metal layer or bum electrodes 57 to which a positive voltage is applied move in the interface between the insulating film and encapsulating film, and precipitate in the wiring substrate metal layer 56 or bump electrodes to which a negative voltage is applied, thereby causing a short circuit by so-called ion migration.
- a semiconductor device comprising a semiconductor substrate having a plurality of connecting pads on one surface, an insulating film formed on one surface of the semiconductor substrate.
- the insulating film has holes each corresponding to one of the connecting pads, an upper surface, and a recess having a bottom surface depressed from the upper surface in a direction of thickness. Interconnections are formed on the upper surface of the insulating film or on the bottom surface of the recess, and connected to the connecting pads through the holes in the insulating film.
- a semiconductor device fabrication method comprising preparing a semiconductor substrate having a plurality of connecting pads on one surface, forming, on one surface of the semiconductor substrate, an insulating film having holes each corresponding to one of the connecting pads, an upper surface, and a recess having a bottom surface depressed from the upper surface in a direction of thickness, and forming, on the upper surface of the insulating film or on the bottom surface of the recess, interconnections connected to the connecting pads through the holes in the insulating film.
- FIG. 1 is an enlarged sectional view of a semiconductor device according to the first embodiment of the present invention
- FIG. 2 is an enlarged sectional view of an initial fabrication step in the fabrication of the semiconductor device shown in FIG. 1;
- FIG. 3 is an enlarged sectional view of a fabrication step following FIG. 2;
- FIG. 4 is an enlarged sectional view of a fabrication step following FIG. 3;
- FIG. 5 is an enlarged sectional view of a fabrication step following FIG. 4;
- FIG. 6 is an enlarged sectional view of a fabrication step following FIG. 5;
- FIG. 7 is an enlarged sectional view of a fabrication step following FIG. 6;
- FIG. 8 is an enlarged sectional view of a fabrication step following FIG. 7;
- FIG. 9 is an enlarged sectional view of a fabrication step following FIG. 8;
- FIG. 10 is an enlarged sectional view of a fabrication step following FIG. 9;
- FIG. 11 is an enlarged sectional view of a fabrication step following FIG. 10;
- FIG. 12 is an enlarged sectional view for explaining another formation method of a protective film
- FIG. 13 is an enlarged sectional view of a semiconductor device as the first modification of the first embodiment shown in FIG. 1;
- FIG. 14 is an enlarged sectional view of a semiconductor device as the second modification of the first embodiment shown in FIG. 1;
- FIG. 15 is an enlarged sectional view of a semiconductor device as the third modification of the first embodiment shown in FIG. 1;
- FIG. 16 is an enlarged sectional view of a semiconductor device according to the second embodiment of the present invention.
- FIG. 17 is an enlarged sectional view of an initial fabrication step in the fabrication of the semiconductor device shown in FIG. 16;
- FIG. 18 is an enlarged sectional view of a fabrication step following FIG. 17;
- FIG. 19 is an enlarged sectional view of a fabrication step following FIG. 18;
- FIG. 20 is an enlarged sectional view of a fabrication step following FIG. 19;
- FIG. 21 is an enlarged sectional view of a fabrication step following FIG. 20;
- FIG. 22 is an enlarged sectional view of a fabrication step following FIG. 21;
- FIG. 23 is an enlarged sectional view of a fabrication step following FIG. 22;
- FIG. 24 is an enlarged sectional view of a fabrication step following FIG. 23;
- FIG. 25 is an enlarged sectional view of a fabrication step following FIG. 24;
- FIG. 26 is an enlarged sectional view of a fabrication step following FIG. 25;
- FIG. 27 is an enlarged sectional view of a fabrication step following FIG. 26;
- FIG. 28 is an enlarged sectional view of a fabrication step following FIG. 27;
- FIG. 29 is an enlarged sectional view of a fabrication step following FIG. 28;
- FIG. 30 is an enlarged sectional view of a fabrication step following FIG. 29;
- FIG. 31 is an enlarged sectional view of a fabrication step following FIG. 30;
- FIG. 32 is an enlarged sectional view of a fabrication step following FIG. 31;
- FIG. 33 is an enlarged sectional view of a fabrication step following FIG. 32;
- FIG. 34 is an enlarged sectional view of a fabrication step following FIG. 33;
- FIG. 35 is an enlarged sectional view of a predetermined step for explaining another fabrication method of the semiconductor device shown in FIG. 16;
- FIG. 36 is an enlarged sectional view of a step following FIG. 35;
- FIG. 37 is an enlarged sectional view of a step following FIG. 36;
- FIG. 38 is an enlarged sectional view of a semiconductor device as the first modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 39 is an enlarged sectional view of a semiconductor device as the second modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 40 is an enlarged sectional view of a semiconductor device as the third modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 41 is an enlarged sectional view of a semiconductor device as the fourth modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 42 is an enlarged sectional view of a semiconductor device according to the third embodiment of the present invention.
- FIG. 43 is an enlarged sectional view of an initially prepared structure in the fabrication of the semiconductor device shown in FIG. 42;
- FIG. 44 is an enlarged sectional view of a fabrication step following FIG. 43;
- FIG. 45 is an enlarged sectional view of a fabrication step following FIG. 44;
- FIG. 46 is an enlarged sectional view of a fabrication step following FIG. 45;
- FIG. 47 is an enlarged sectional view of a fabrication step following FIG. 46;
- FIG. 48 is an enlarged sectional view of a fabrication step following FIG. 47;
- FIG. 49 is an enlarged sectional view of a fabrication step following FIG. 48;
- FIG. 50 is an enlarged sectional view of a semiconductor device as a modification of the third embodiment of the present invention shown in FIG. 42;
- FIG. 51 is an enlarged sectional view of a step corresponding to FIG. 44, in the fabrication of the semiconductor device shown in FIG. 50;
- FIG. 52 is an enlarged sectional view of a fabrication step following FIG. 51;
- FIG. 53 is an enlarged sectional view of a fabrication step following FIG. 52;
- FIG. 54 is an enlarged sectional view of a fabrication step following FIG. 53;
- FIG. 55 is an enlarged sectional view of a fabrication step following FIG. 54.
- FIG. 56 is an enlarged sectional view of a fabrication step following FIG. 55.
- FIG. 1 is a sectional view of a semiconductor device according to the first embodiment of the present invention.
- the semiconductor device includes a silicon substrate (semiconductor substrate) 1 .
- An integrated circuit or circuits (not shown) are formed in a central portion of the upper surface of the silicon substrate 1 .
- a plurality of connecting pads 2 made of an aluminum-based metal are formed in a peripheral portion of the upper surface so as to be electrically connected to the integrated circuit.
- An insulating film 3 made of silicon oxide is formed on the upper surfaces of the silicon substrate 1 and connecting pads 2 except for central portions of the connecting pads 2 . The central portions of the connecting pads 2 are exposed through holes 4 formed in the insulating film 3 .
- a protective film (insulating film) 5 made of an organic resin such as polyimide is formed on the upper surface of the insulating film 3 .
- Holes 6 are formed in those portions of the protective film 5 , which correspond to the holes 4 in the insulating film 3 .
- Recesses 7 are formed in distribution wire formation regions of the upper surface of the protective film 5 . The recesses 7 communicate with the holes 6 .
- a distribution wire 8 is formed from the upper surface of each connecting pad 2 exposed through the holes 4 and 6 to a predetermined portion of the upper surface of the protective film 5 in the recess 7 .
- the distribution wire 8 is made up of a lower metal layer 8 a and an upper metal layer 8 b formed on the lower metal layer 8 a .
- the lower metal layer 8 a has a two-layered structure in which a titanium layer and copper layer are stacked in this order from below. Also, the depth of the recess 7 is larger than the thickness of the distribution wire 8 . In addition, slight spaces 9 are formed between the distribution wire 8 and the inner wall surfaces of the recess 7 .
- a copper bump electrode 10 is formed on the upper surface of a connecting pad portion of each distribution wire 8 .
- an encapsulating film 11 made of an organic resin such as an epoxy-based resin is formed such that the upper surface of the encapsulating film 11 is leveled with the upper surfaces of the bump electrodes 10 . Accordingly, these upper surfaces of the bump electrodes 10 are exposed.
- a solder ball 12 is formed on the upper surface of each bump electrode 10 .
- FIG. 2 a structure is prepared in which connecting pads 2 made of an aluminum-based metal are formed on the upper surface of a silicon substrate 1 in the form of a wafer, an insulating film 3 made of an inorganic insulating material such as silicon oxide or silicon nitride is formed on the upper surfaces of the silicon substrate 1 and the connecting pads 2 except for central portions of the connecting pads 2 , and these central portions of the connecting pads 2 are exposed through holes 4 formed in the insulating film 3 .
- an inorganic insulating material such as silicon oxide or silicon nitride
- a protective film 5 made of an organic resin such as a polyimide resin is formed by a coating method on the entire upper surface of the insulating film 3 including the upper surface portions of the connecting pads 2 exposed through the holes 4 .
- a resist film 21 is then formed on the upper surface of the protective film 5 except for prospective formation regions of recesses 7 (i.e., distribution wires 8 ). As shown in FIG. 3, the resist film 21 is used as a mask to half-etch the protective film 5 , thereby forming recesses 7 in the upper surface of the protective film 5 except for regions below the resist film 21 .
- each recess 7 is actually inclined in the direction of thickness such that the width of the bottom surface of the recess 7 is smaller than that of the upper surface.
- each recess 7 is shown as a vertical recess in the figures for the sake of simplicity.
- dry etching such as plasma etching is applicable as the half-etching of the protective film 5 .
- Anisotropic etching is particularly preferable because the inclined surface is made as vertical as possible.
- the resist film 21 is then peeled.
- a resist film 22 is formed by depositing and then patterning, on the upper surface of the protective film 5 .
- holes 23 are formed in those portions of the resist film 22 , which correspond to the holes 4 in the insulating film 3 .
- the resist film 22 is used as a mask to selectively etch the protective film 5 , thereby forming holes 6 in those portions of the protective film 5 , which correspond to the holes 23 in the resist film 22 , i.e., the holes 4 in the insulating film 3 .
- the resist film 22 is peeled.
- a lower metal layer or a base layer 8 a is formed on the entire upper surface of the protective film 5 and the upper surface portions of the connecting pads 2 exposed through the holes 4 and 6 .
- the lower metal layer 8 a is obtained by forming a copper layer by sputtering on a titanium layer which is also formed by sputtering.
- the lower metal layer 8 a may also have another structure and/or another material.
- the lower metal layer 8 a may also be a single copper layer formed by electroless plating.
- a plating resist film 24 is formed by depositing and then patterning, on the upper surface of the lower metal layer 8 a .
- holes 25 are formed in those portions of the plating resist film 24 , which correspond to prospective formation regions of distribution wires 8 .
- the lower metal layer 8 a formed on the inner wall surfaces of each recess 7 in the protective film 5 is covered with the plating resist film 24 .
- the lower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming an upper metal layer 8 b on the upper surface of the lower metal layer 8 a in each hole 25 of the plating resist film 24 .
- the plating resist film 24 is peeled.
- a plating resist film 27 is formed by depositing and then patterning, on the upper surface of the lower metal layer 8 a including the upper metal layer 8 b .
- holes 28 are formed in those portions of the plating resist film 27 , which correspond to connecting pad portions of the upper metal layer 8 b .
- the lower metal layer 8 a formed on the inner wall surfaces of each recess 7 in the protective film 5 is covered with the part of the plating resist film 27 .
- the lower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming bump electrodes 10 on the upper surfaces of the connecting pad portions of the upper metal layer 8 b in the holes 28 of the plating resist film 27 .
- the plating resist film 27 is peeled, and then the bump electrodes 10 and upper metal layer 8 b are used as masks to etch away unnecessary portions of the lower metal layer 8 a . Consequently, as shown in FIG. 8, the lower metal layer 8 a remains only below the upper metal layer 8 b in the recesses 7 , so that a distribution wire 8 is formed by the residual lower metal layer 8 a and the upper metal layer 8 b formed on the entire upper surface of the lower metal layer 8 a . At the same time, a slight space 9 is formed between each distribution wire 8 and the inner wall surfaces of the recess 7 . The space is a positional deviation amount when the plating resist film 28 is printed, and is usually a few ⁇ m or less.
- the lower metal layer 8 a is much thinner than the upper metal layer 8 b . Therefore, when an etching solution is sprayed against the entire surface for short time periods, only those portions of the lower metal layer 8 a , which extend outside the bump electrodes 10 and upper metal layer 8 b are removed.
- an encapsulating film 11 made of an organic resin such as an epoxy resin is formed on the upper surfaces of the protective film 5 , the bump electrodes 10 and distribution wires 8 , such that the thickness of the encapsulating film 11 is slightly larger than the height of the bump electrodes 10 .
- the encapsulating film 11 is also formed in the recesses 7 including the spaces 9 . Also, the upper surfaces of the bump electrodes 10 are covered with the encapsulating film 11 .
- the encapsulating film 11 and the upper surfaces of the bump electrodes 10 are appropriately polished to expose these upper surfaces of the bump electrodes 10 . Subsequently, as shown in FIG. 11, a solder ball 12 is formed on the upper surface of each bump electrode 10 . When a dicing step is performed after that, a plurality of semiconductor devices shown in FIG. 1 are obtained.
- the distribution wire 8 is formed in each recess 7 formed in the upper surface of the protective film 5 , and the depth of the recess 7 is made larger than the thickness of the distribution wire 8 . Therefore, between the distribution wires 8 including the lower portions of the bump electrodes 10 , the protective film 5 has extended portions higher than the upper surface of each distribution wire 8 . The extended portion prevents easy occurrence of a short circuit caused by so-called ion migration.
- the thickness of the lower metal layer 8 a is about 0.4 to 0.8 ⁇ m.
- the thickness of the upper metal layer 8 b is about 1 to 10 ⁇ m.
- the thickness of the extended portion of the protective film 5 is about 10 to 30 ⁇ m.
- the depth of the recess 7 is about 5 to 15 ⁇ m (and larger than the thickness of the distribution wire 8 ).
- the thickness of the portion of the protective film 5 in the recess 7 is 1 to 20 ⁇ m.
- the height of the bump electrode 10 is about 80 to 150 ⁇ m.
- the width of the distribution wire 8 is set at a desired value in accordance with the number of terminals, layout, and the like of each semiconductor device.
- the width of the distribution wire 8 is about 20 to 40 ⁇ m
- the diameter of the holes 4 and 6 is larger than the width of the distribution wire 8 , and about 30 to 60 ⁇ m.
- the diameter of the connecting pad portion of the distribution wire 8 and the bump electrode 10 formed on the connecting pad portion is, e.g., about 200 to 400 ⁇ m.
- the spacing between the distribution wires 8 and the spacing between the distribution wire 8 and the connecting pad portion of the nearby distribution wire 8 can be about 20 ⁇ m or less.
- FIG. 12 Another formation method of the protective film 5 will be explained below.
- the upper surface of an insulating film 3 is coated with a first protective film 5 A made of an organic resin, and holes 6 a are formed in the first protective film 5 A by photolithography. It is also possible to form a first protective film SA having holes 6 a by screen printing.
- a second protective film 5 B made of an organic resin and having holes (i.e., recesses) 7 a is formed by screen printing.
- the same structure as the protective film 5 shown in FIG. 1 is formed by the first and second protective films 5 A and 5 B.
- the depth of the recess 7 is larger than the thickness of the distribution wire 8 .
- the present invention is not limited to this embodiment.
- the depth of the recess 7 may also be substantially the same as the thickness of the distribution wire 8 .
- the positions of the bump electrodes 10 are different from those of the connecting pads 2 .
- the present invention is not limited to this embodiment.
- the distribution wire 8 is formed as a pedestal having functions of a barrier layer and adhesive layer of the bump electrode 10 .
- FIG. 14 The second or third modification shown in FIG. 14 or 15 may also be combined with the embodiment shown in FIG. 1. That is, as shown in FIG. 1, distribution wires 8 are extended onto some connecting pads 2 , and bump electrodes 10 are formed on the extended portions of the pads 2 . After that, as shown in FIG.
- distribution wires (equivalent to connecting pad portions) 8 are formed only on remaining connecting pads 2 , and bump electrodes 10 are formed on these distribution wires.
- the distribution wires 8 are covered only with the encapsulating film 11 . Therefore, migration may occur if water penetrates into the encapsulating film 11 . To prevent this, a more reliable structure must be obtained.
- the bump electrodes 10 protrude from the upper surface of the encapsulating film 11 , they can deform more easily when the semiconductor device is connected to a circuit board. This makes it possible to more effectively reduce the stress generated by the difference between the thermal expansion coefficients of the silicon substrate 1 and the circuit board (not shown). This embodiment will be described below.
- FIG. 16 is a sectional view of a semiconductor device as the second embodiment of the present invention.
- This semiconductor device includes a silicon substrate 1 .
- An integrated circuit or circuits (not shown) are formed in a central portion of the upper surface of the silicon substrate 1 .
- a plurality of connecting pads 2 made of an aluminum-based metal are formed in a peripheral portion of the upper surface of the substrate and electrically connected to the integrated circuit.
- An insulating film 3 made of an inorganic insulating material such as silicon oxide or silicon nitride is formed on the upper surfaces of the silicon substrate 1 and the connecting pads 2 , except for central portions of the connecting pads 2 .
- the central portions of the connecting pads 2 are exposed through holes 4 formed in the insulating film 3 .
- a lower protective film 5 made of an organic resin such as polyimide is formed on the upper surface of the insulating film 3 . Holes 6 are formed in those portions of the lower protective film 5 , which correspond to the holes 4 in the insulating film 3 . Recesses 7 are formed in distribution wire formation regions of the upper surface of the lower protective film 5 . The recesses 7 communicate with the holes 6 .
- a distribution wire 8 is formed from the upper surface of each connecting pad 2 exposed through the holes 4 and 6 into the recess 7 of the lower protective film 5 .
- the distribution wire 8 is made up of a lower metal layer 8 a and an upper metal layer 8 b formed on the lower metal layer 8 a .
- the lower metal layer 8 a has a two-layered structure in which a titanium layer and copper layer are stacked in this order from below.
- the upper metal layer 8 b is made of a copper layer alone.
- the upper metal layer 8 b is not stacked on the lower metal layer 8 a . That is, on the upper surface of the lower protective film 5 , the lower metal layer 8 a is formed as a connecting line 8 a which is a single layer and runs to the edge of the silicon substrate 1 .
- a lower bump electrode 10 a and upper bump electrode 10 b both made of copper are formed on the upper surface of a connecting pad portion of each distribution wire 8 . That is, in this embodiment, a bump electrode 10 has a two-layered structure made up of the lower bump electrode 10 a and upper bump electrode 10 b .
- an upper protective film 13 made of an organic resin such as polyimide and an encapsulating film 11 made of an organic resin such as an epoxy-based resin are formed on the upper surface of the lower protective film 5 including, except for their connecting pad portions, the lower metal layer 8 a and upper metal layer 8 b formed on the upper surface of the lower protective film 5 .
- an upper protective film 13 made of an organic resin such as polyimide and an encapsulating film 11 made of an organic resin such as an epoxy-based resin are formed on the upper surface of the lower protective film 5 including, except for their connecting pad portions, the lower metal layer 8 a and upper metal layer 8 b formed on the upper surface of the lower protective film 5 .
- FIG. 17 a structure is prepared in which connecting pads 2 made of an aluminum-based metal are formed on the upper surface of a silicon substrate 1 in the form of a wafer, an insulating film 3 made of an inorganic insulating material such as silicon oxide or silicon nitride is formed on the upper surfaces of the silicon substrate 1 and the connecting pads 2 except for central portions of the connecting pads 2 .
- the central portions of the connecting pads 2 are exposed through holes 4 formed in the insulating film 3 .
- regions denoted by reference numeral 31 correspond to dicing streets.
- a lower protective film 5 made of an organic resin such as polyimide is formed by spin coating or the like on the entire upper surface of the insulating film 3 including the upper surfaces of the connecting pads 2 exposed through the holes 4 , such that the upper surface of the lower protective film 5 is substantially flat.
- a resist film 32 is then formed on the upper surface of the lower protective film 5 except for prospective formation regions of recesses 7 (i.e., distribution wires 8 ).
- the resist film 32 is used as a mask to half-etch the lower protective film 5 , thereby forming recesses 7 in the upper surface of the lower protective film 5 except for regions below the resist film 32 .
- the resist film 32 is then peeled.
- a resist film 33 is formed by patterning on the upper surface of the lower protective film 5 .
- holes 34 are formed in those portions of the resist film 33 , which correspond to the holes 4 in the insulating film 3 .
- the resist film 33 is used as a mask to selectively etch the lower protective film 5 , thereby forming holes 6 in those portions of the lower protective film 5 , which correspond to the holes 34 in the resist film 33 , i.e., the holes 4 in the insulating film 3 .
- the resist film 33 is peeled.
- a lower metal layer 8 a is formed on the entire upper surface of the lower protective film 5 and the upper surfaces of the connecting pads 2 , exposed through the holes 4 and 6 .
- the lower metal layer 8 a is obtained by forming a copper layer by sputtering on a titanium layer which is also formed by sputtering.
- the lower metal layer 8 a may also be a single copper layer formed by electroless plating.
- a resist film 35 is formed by patterning on the upper surface of the lower metal layer 8 a .
- holes 36 are formed in those portions of the resist film 35 , which correspond to prospective formation regions of distribution wires 8 . That is, the edge of each hole 36 continues to the inner wall surface of the lower metal layer 8 a formed in the recess 7 .
- the lower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming an upper metal layer 8 b on the upper surface of the lower metal layer 8 a in the recess 7 .
- the upper surface of the upper metal layer 8 b is substantially leveled with the upper surface of the portion of the lower metal layer 8 a under the resist film 35 . After that, the resist film 35 is peeled.
- FIG. 24 is a plan view of the state shown in FIG. 23 (FIG. 24 shows a region wider than that shown in FIG. 23).
- the resist film 37 has a shape including portions 37 a corresponding to the upper metal layer 8 b , portions 37 b corresponding to the dicing streets 31 indicated by the alternate long and short dashed lines, and portions 37 c corresponding to the upper metal layer 8 b between the connecting pads 2 and dicing streets 31 .
- the resist film 37 is then used as a mask to etch away unnecessary portions of the lower metal layer 8 a .
- a structure as shown in FIGS. 25 and 26 is obtained. That is, a distribution wire 8 is formed in each recess 7 .
- the distribution wire 8 has the upper metal layer 8 b whose upper surface is exposed and lower and side surfaces are covered with the lower metal layer 8 a .
- lattice-like auxiliary wires 38 made of the lower metal layer 8 a alone are formed in regions corresponding to the dicing streets 31 indicated by the alternate long and short dashed lines.
- connecting lines 8 a ′ made of the lower metal layer 8 a alone are formed between the auxiliary wires 38 and distribution wires 8 .
- a resist pattern 39 is then formed by depositing and then patterning, on the upper surface of the upper protective film 13 . In this state, holes 40 are formed in those portions of the resist film 39 , which correspond to connecting pad portions of the distribution wires 8 .
- the resist film 39 is used as a mask to selectively etch the upper protective film 13 , thereby forming holes 41 in those portions of the upper protective film 13 , which correspond to the holes 40 in the resist film 39 , i.e., the connecting pad portions of the distribution wires 8 .
- the auxiliary wires 38 are used as masks to perform electroplating of copper, thereby forming lower bump electrodes 10 a on the upper surfaces of the connecting pad portions of the distribution wires 8 in the holes 40 and 41 of the resist film 39 and upper protective film 13 , respectively.
- the resist film 39 is peeled.
- an encapsulating film 11 made of an organic resin such as an epoxy resin is formed on the upper surface of the upper protective film 13 , the lower bump electrodes 10 a , distribution wires 8 , connecting lines 8 a ′, and auxiliary wires 38 , such that the thickness of the encapsulating film 11 is slightly larger than the height of the lower bump electrodes 10 a . In this state, therefore, the upper surfaces of the lower bump electrodes 10 a are covered with the encapsulating film 11 . Subsequently, as shown in FIG.
- the encapsulating film 11 and the upper surfaces of the lower bump electrodes 10 a are appropriately polished to expose these upper surfaces of the lower bump electrodes 10 a , and planarize the upper surface of the encapsulating film 11 including the upper surfaces of the lower bump electrodes 10 a.
- a resist film 42 is formed by depositing and then patterning, on the upper surface of the encapsulating film 11 .
- holes 43 are formed in those portions of the resist film 42 , which correspond to the upper surfaces of the lower bump electrodes 10 a .
- the auxiliary wires 38 are then used as plating current paths to perform electroplating of copper, thereby forming upper bump electrodes 10 b on the upper surfaces of the lower bump electrodes 10 a in the holes 43 of the resist film 42 .
- bump electrodes 10 having a two-layered structure are formed.
- the resist film 42 and the upper surfaces of the upper bump electrodes 10 b are appropriately polished to planarize the upper surface of the resist film 42 including the upper surfaces of the upper bump electrodes 10 b.
- the resist film 42 is peeled, as shown in FIG. 34, so that the upper bump electrodes 10 b entirely protrude from the encapsulating film 11 .
- a plurality of semiconductor devices shown in FIG. 16 are obtained by dicing the wafer-like silicon substrate 1 and members thereon in the regions 31 corresponding to dicing streets. Since the silicon substrate 1 in the form of a wafer is diced in the regions 31 corresponding to dicing streets, the auxiliary wires 38 formed in the regions 31 corresponding to dicing streets are removed. Accordingly, the distribution wires 8 are not short-circuited.
- the distribution wires 8 except for their connecting pad portions, formed in the recesses 7 on the upper surface of the lower protective film 5 are covered with the upper protective film 13 made of the same material as the lower protective film 5 . Therefore, even if water in the use environment penetrates into the encapsulating film 11 , further penetration of the water is inhibited by the upper surface of the upper protective film 13 . This prevents easy occurrence of a short circuit caused by so-called ion migration between the distribution wires 8 and between the distribution wires 8 and bump electrodes 10 .
- the lower bump electrode 10 a and upper bump electrode 10 b are separated by the solid line between them, for the sake of convenience. In practice, however, there is no such interface separating the two bump electrodes 10 a and 10 b that is, both electrodes 10 a , 10 b are integral, because both of them are formed by electroplating of copper. Accordingly, the upper portion of each bump electrode 10 formed on the upper surface of the connecting pad portion of the distribution wire 8 actually protrudes from the encapsulating film 11 . As a consequence, when solder balls (not shown) are formed on the bump electrodes 10 and connected to connecting terminals of a circuit board, the bump electrodes 10 can deform more easily. This makes it possible to more effectively reduce the stress generated by the difference between the thermal expansion coefficients of the silicon substrate 1 and the circuit board (not shown).
- holes 52 are formed in those portions of the resist film 51 , which correspond to connecting pad portions of the distribution wires 8 .
- the lower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming lower bump electrodes 10 a on the upper surfaces of the connecting pad portions of the distribution wires 8 in the holes 52 of the resist film 51 . After that, the resist film 51 is peeled.
- a resist film 53 is formed by depositing and then patterning of the resist, on the lower metal layer 8 a including the distribution wires 8 .
- the resist film 53 has the same pattern as the resist film 27 shown in FIGS. 23 and 24 except that the resist film 53 is not formed in regions corresponding to the lower bump electrodes 10 a .
- the resist film 53 and the lower bump electrodes 10 a are then used as a mask to etch away unnecessary portions of the lower metal layer 8 a . After that, the resist film 53 is peeled. Subsequently, as shown in FIG.
- the upper protective film 13 is formed by spin coating or the like on the upper surface of the lower protective film 5 including the distribution wires 8 and the like, except for the regions where the lower bump electrodes 10 a are formed, such that the upper surface of the upper protective film 13 is substantially flat.
- a plurality of semiconductor devices shown in FIG. 16 are obtained through the steps shown in FIGS. 30 to 34 after that.
- the distribution wire 8 formation step shown in FIG. 22 of the second embodiment if the upper surface of the upper metal layer 8 b formed by electroplating of copper is substantially leveled with the upper surface of the lower protective film 5 , a semiconductor device shown in FIG. 38 as the first modification of the second embodiment is obtained.
- the upper surface of the lower metal layer 8 a around the upper metal layer 8 b may also be substantially leveled with the upper surface of the distribution wire 8 .
- connecting lines 8 a ′ used as current paths when the upper bump electrodes 10 b are formed have a single-layered structure made of the lower metal layer 8 a alone.
- connecting lines 8 a ′ may also have a two-layered structure, similar to that of the distribution wires 8 , in which an upper metal layer 8 b is formed on a lower metal layer 8 a .
- the pattern of a resist film 32 formed on the upper surface of a lower protective film 5 is also removed from regions 31 corresponding to dicing streets and their nearby regions, and the obtained resist film 32 is used as a mask to half-etch the lower protective film 5 .
- FIG. 40 is a sectional view of a semiconductor device as the third modification of the second embodiment.
- This semiconductor device largely differs from that shown in FIG. 16 in that no recesses 7 are formed in the upper surface of a lower protective film 5 , so the upper surface of the lower protective film 5 is substantially flat. Even in a structure like this, distribution wires 8 except for their connecting pad portions are covered with an upper protective layer 13 . This prevents easy occurrence of a short circuit caused by so-called ion migration between the distribution wires 8 and between the distribution wires 8 and lower bump electrodes 10 a.
- FIG. 41 is a sectional view of a semiconductor device as the fourth modification of the second embodiment. This semiconductor device largely differs from that shown in FIG. 16 in that the height of each bump electrode 10 A is the total height of the upper and lower bump electrodes, and the upper surface of an encapsulating film 11 A is leveled with the upper surfaces of the bump electrodes 10 A.
- the thickness of the encapsulating film 11 is decreased by the height of the upper bump electrode 10 b , so the upper bump electrode 10 b protrudes from the encapsulating film 11 , when compared to the semiconductor device shown in FIG. 41.
- the thickness of the encapsulating film 11 is decreased by the height of the upper bump electrode 10 b , water in the use environment penetrates into the encapsulating film 11 more easily than in the semiconductor device shown in FIG. 41. However, further penetration can be inhibited by the upper surface of the upper protective film 13 . This prevents easy occurrence of a short circuit caused by so-called ion migration.
- a warp of the silicon substrate 1 in the form of a wafer can be made smaller than that in the semiconductor device shown in FIG. 41.
- the thickness of the lower protective film 5 is about 10 ⁇ m
- the thickness of the upper protective film 13 is about 4 ⁇ m
- the depth of the recess 7 is about 6 ⁇ m
- the height of the bump electrode 10 is about 100 ⁇ m.
- the thickness of the encapsulating film 11 is determined by the height of the upper bump electrode 10 b.
- the silicon substrate 1 in the form of a wafer was a 200- ⁇ m type substrate and the height of the upper bump electrode 10 b was 0 ⁇ m (i.e., the same as in the semiconductor device shown in FIG. 41), a warp of the wafer-like silicon substrate 1 was about 1 mm. In contrast, when the heights of the upper bump electrodes 10 b were 22.5 and 45 ⁇ m, warps of the wafer-like silicon substrates 1 were about 0.7 and 0.5 mm, respectively. Since a warp of the silicon substrate 1 in the form of a wafer can be reduced as described above, transfer to the subsequent steps and the processing accuracy in these subsequent steps are not easily affected.
- the first and second embodiments described above have the structure in which the recess 7 is formed in the protective film 5 , and the distribution wire 8 is formed in the recess 7 (except the device shown in FIG. 40). In the present invention, however, it is also possible to form the distribution wires 8 on the upper surface of the protective film 5 , and form the recesses 7 in the protective film 5 between the distribution wires 8 . This embodiment will be explained below.
- FIG. 42 is a sectional view of a semiconductor device as the third embodiment of the present invention.
- This semiconductor device includes a silicon substrate 1 .
- An integrated circuit (not shown) is formed in a central portion of the upper surface of the silicon substrate 1 .
- a plurality of connecting pads 2 made of an aluminum-based metal are formed in a peripheral portion of the upper surface of the silicon substrate 1 and electrically connected to the integrated circuit.
- An insulating film 3 made of silicon oxide is formed on the upper surface of the silicon substrate 1 and the connecting pads 2 except for central portions of the connecting pads 2 . These central portions of the connecting pads 2 are exposed through holes 4 formed in the insulating film 3 .
- a protective film 5 made of polyimide is formed on the upper surface of the insulating film 3 . Holes 6 are formed in those portions of the protective film 5 , which correspond to the holes 4 in the insulating film 3 .
- Recesses 107 are formed in the upper surface of the protective film 5 except for distribution wire formation regions.
- a distribution wire 8 is formed to extend from the upper surface of each connecting pad 2 exposed through the holes 4 and 6 to the upper surface of the protective film 5 .
- the distribution wire 8 has a two-layered structure made up of a lower metal layer 8 a and an upper metal layer 8 b formed on the lower metal layer 8 a .
- the lower metal layer 8 a has a two-layered structure in which a titanium layer and copper layer are stacked in this order from below.
- the upper metal layer 8 b is made of a copper layer alone.
- a copper bump electrode 10 is formed on the upper surface of a connecting pad portion of each distribution wire 8 .
- an encapsulating film 11 made of an epoxy-based resin is formed such that the upper surface of the encapsulating film 11 is leveled with the upper surfaces of the bump electrodes 10 .
- FIG. 43 a structure is prepared in which connecting pads 2 made of an aluminum-based metal, an insulating film 3 , and a protective film 5 are formed on a silicon substrate 1 in the form of a wafer, and central portions of the connecting pads 2 are exposed through holes 4 and 6 respectively formed in the insulating film 3 and protective film 5 , respectively.
- regions denoted by reference numeral 31 correspond to dicing streets.
- a lower metal layer 8 a is formed on the entire upper surface of the protective film 5 and the upper surfaces of the connecting pads 2 exposed through the holes 4 and 6 .
- the lower metal layer 8 a is obtained by forming a copper layer by sputtering on a titanium layer which is also formed by sputtering.
- the lower metal layer 8 a may also be a single copper layer formed by electroless plating.
- a resist film 62 is formed by depositing and then patterning of the resist, on the upper surface of the lower metal layer 8 a .
- holes 63 are formed in those portions of the resist film 62 , which correspond to prospective formation regions of an upper metal layer 8 b .
- the lower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming upper metal layers 8 b on those portions of the upper surface of the lower metal layer 8 a , which correspond to the holes 63 in the resist film 62 .
- the resist film 62 is peeled.
- a patterned resist film 64 is formed on the upper surface of the lower metal layer 8 a and the upper metal layer 8 b .
- holes 65 are formed in those portions of the resist film 64 , which correspond to prospective formation regions of bump electrodes 10 .
- the lower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming the bump electrodes 10 on the upper surfaces of those connecting pad portions of the upper metal layer 8 b , which correspond to the holes 65 in the resist film 64 .
- the resist film 64 is peeled, and the bump electrodes 10 and upper metal layer 8 b are used as masks to etch away unnecessary portions of the lower metal layer 8 a . Consequently, as shown in FIG. 46, the lower metal layer 8 a remains only below the upper metal layer 8 b to form a distribution wire 8 .
- each recess 107 depends upon the thickness of the protective film 5 , this depth is, e.g., 1 to 5 ⁇ m.
- the width of the distribution wire 8 and the minimum spacing between the distribution wires 8 are, e.g., 10 to 20 ⁇ m. Note that when etched by an etching solution, each recess 107 is inclined in the direction of thickness such that the width of the bottom surface of the recess 107 is smaller than that of the upper surface.
- each recess 7 is shown as a vertical recess in the figure for the sake of simplicity.
- dry etching such as plasma etching is applicable as the half-etching of the protective film 5 .
- Anisotropic etching is particularly preferable because the inclined surface is made as vertical as possible.
- an encapsulating film 11 made of an organic resin such as an epoxy resin is formed on the entire upper surface of the protective film 5 the bump electrodes 10 , the distribution wires 8 , and the recesses 107 , such that the thickness of the encapsulating film 11 is slightly larger than the height of the bump electrodes 10 . In this state, therefore, the upper surfaces of the bump electrodes 10 are covered with the encapsulating film 11 .
- the encapsulating film 11 and the upper surfaces of the bump electrodes 10 are appropriately polished to expose these upper surfaces of the bump electrodes 10 , and planarize the upper surface of the encapsulating film 11 including the upper surfaces of the bump electrodes 10 .
- a plurality of semiconductor devices shown in FIG. 42 are obtained by dicing the wafer-like silicon substrate 1 in regions 31 corresponding to dicing streets.
- the recesses 107 formed in the upper surface of the protective film 5 are present between the distribution wires 8 formed on the upper surface of the protective film 5 . Therefore, the length of the interface of the protective film 5 and encapsulating film 11 between the distribution wires 8 , i.e., the length of the copper ion precipitation path is twice as large as the depth of the recesses 7 . This prevents easy occurrence of a short circuit caused by so-called ion migration between the distribution wires 8 and between the distribution wires 8 and bump electrodes 10 accordingly.
- FIG. 50 is a sectional view of a semiconductor device as a modification of the third embodiment of the present invention.
- This semiconductor device largely differs from that shown in FIG. 42 in that an upper protective layer 15 made of an organic resin such as polyimide is formed between a protective film 5 including distribution wires 8 and an encapsulating film 11 .
- an upper protective layer 15 made of an organic resin such as polyimide is formed between a protective film 5 including distribution wires 8 and an encapsulating film 11 .
- no recess is formed in the upper surface of the protective film 5 near the end faces of a silicon substrate 1 .
- connecting lines 8 ′ formed by extending the distribution wires 8 run to the end faces of the silicon substrate 1 .
- Each connecting line 8 ′ has a two-layered structure including a lower metal layer 8 a and upper metal layer 8 b , similar to that of the distribution wire 8 .
- holes 73 are formed in those portions of a resist film 72 , which correspond to prospective formation regions of distribution wires 8 , prospective formation regions of connecting lines 8 ′ and prospective formation regions of auxiliary wires 38 ′ in regions 31 corresponding to dicing streets.
- a lower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming an upper metal layer 8 b on the upper surface of the lower metal layer 8 a in the holes 73 of the resist film 72 .
- the upper metal layer 8 b is formed in a lattice manner in the regions corresponding to dicing streets.
- the resist film 72 is peeled, and the upper metal layer 8 b is used as a mask to etch away unnecessary portions of the lower metal layer 8 a . Consequently, as shown in FIG. 52, the lower metal layer 8 a remains only below the upper metal layer 8 b , thereby forming distribution wires 8 having a two-layered structure in which the upper metal layer 8 b is formed on the lower metal layer 8 a , forming auxiliary wires 38 ′ in a lattice manner in the regions 31 corresponding to dicing streets, and forming connecting lines 8 ′ for connecting the distribution wires 8 and auxiliary wires 38 ′. Subsequently, as shown in FIG.
- the distribution wires 8 , connecting lines 8 ′, and auxiliary wires 38 ′ are used as masks to half-etch the protective film 5 , thereby forming recesses 107 in the upper surface of the protective film 5 except for regions below the distribution wires 8 , connecting lines 8 ′, and auxiliary wires 38 ′.
- an upper protective film 15 made of an organic resin such as polyimide is formed by spin coating or the like such that the upper surface of the upper protective film 15 is substantially flat.
- a resist pattern 81 is then formed by depositing and then patterning of the resist, on the upper surface of the upper protective film 15 . In this state, holes 82 are formed in those portions of the resist film 81 , which correspond to connecting pad portions of the distribution wires 8 .
- the resist film 81 is used as a mask to etch the upper protective film 15 , thereby forming holes 83 in those portions of the upper protective film 15 , which correspond to the holes 82 in the resist film 81 , i.e., the connecting pad portions of the distribution wires 8 .
- the distribution wires 8 , connecting lines 8 ′, and auxiliary wires 38 ′ are used as masks to perform electroplating of copper, thereby forming bump electrodes 10 on the upper surfaces of the connecting pad portions of the distribution wires 8 in the holes 82 and 83 of the resist film 81 and upper protective film 15 , respectively.
- the resist film 81 is peeled.
- an encapsulating film 11 is formed, the encapsulating film 11 and the upper surfaces of the bump electrodes 10 are appropriately polished, and a silicon substrate 1 in the form of a wafer is diced in the regions 31 corresponding to dicing streets, thereby obtaining a plurality of semiconductor devices shown in FIG. 50. Since the silicon substrate 1 in the form of a wafer is diced in the regions 31 corresponding to dicing streets, the auxiliary wires 38 formed in the regions 31 corresponding to dicing streets are removed. Accordingly, the distribution wires 8 are not short-circuited.
- the distribution wires 8 except for their connecting pad portions are covered with the upper protective film 15 made of the same material as the lower protective film 5 . Therefore, even if water in the use environment penetrates into the encapsulating film 11 , further penetration of the water is inhibited by the upper surface of the upper protective film 15 . This prevents easy occurrence of a short circuit caused by so-called ion migration between the distribution wires 8 and between the distribution wires 8 and bump electrodes 10 . It is of course possible, by the recesses 107 , to prevent easy occurrence of a short circuit by so-called ion migration between the distribution wires 8 and between the distribution wires 8 and bump electrodes 10 . In this case, the width of the recess 107 can also be made smaller than the spacing between the distribution wires 8 .
Abstract
Description
- This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. 2002-324973, filed Nov. 8, 2002; No. 2003-147447, filed May 26, 2003; No. 2003-324204, filed Sep. 17, 2003, the entire contents of all of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a wiring structure on a semiconductor substrate and, more particularly, to a wiring structure capable of preventing ion migration between interconnections formed at fine pitches, and a method of fabricating the same.
- 2. Description of the Related Art
- A conventional semiconductor device called a CSP (chip size package) is as follows. On a semiconductor substrate having connecting pads on its upper surface, copper distribution wires are connected to the connecting pads via an insulating film interposed therebetween. A copper bump electrode is formed on a connecting pad portion of each distribution wire. An encapsulating film is formed on the insulating film and the distribution wires such that the upper surface of the encapsulating film is leveled with the upper surfaces of the bump electrodes (e.g., U.S. Pat. No. 6,600,234B2).
- In the above conventional semiconductor device, as shown in FIG. 7 of U.S. Pat. No. 6,600,234B2, a wiring substrate metal layer is formed on a substantially flat upper surface of an insulating film. Therefore, if water in the use environment penetrates into the encapsulating film, copper ions flowing out from the wiring substrate metal layer or bum electrodes57 to which a positive voltage is applied move in the interface between the insulating film and encapsulating film, and precipitate in the wiring substrate metal layer 56 or bump electrodes to which a negative voltage is applied, thereby causing a short circuit by so-called ion migration.
- It is, therefore, an object of the present invention to provide a semiconductor device capable of preventing easy occurrence of a short circuit caused by so-called ion migration, and a method of fabricating the same.
- According to an aspect of the present invention, there is provided a semiconductor device comprising a semiconductor substrate having a plurality of connecting pads on one surface, an insulating film formed on one surface of the semiconductor substrate. The insulating film has holes each corresponding to one of the connecting pads, an upper surface, and a recess having a bottom surface depressed from the upper surface in a direction of thickness. Interconnections are formed on the upper surface of the insulating film or on the bottom surface of the recess, and connected to the connecting pads through the holes in the insulating film.
- According to another aspect of the present invention, there is provided a semiconductor device fabrication method comprising preparing a semiconductor substrate having a plurality of connecting pads on one surface, forming, on one surface of the semiconductor substrate, an insulating film having holes each corresponding to one of the connecting pads, an upper surface, and a recess having a bottom surface depressed from the upper surface in a direction of thickness, and forming, on the upper surface of the insulating film or on the bottom surface of the recess, interconnections connected to the connecting pads through the holes in the insulating film.
- Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.
- The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.
- FIG. 1 is an enlarged sectional view of a semiconductor device according to the first embodiment of the present invention;
- FIG. 2 is an enlarged sectional view of an initial fabrication step in the fabrication of the semiconductor device shown in FIG. 1;
- FIG. 3 is an enlarged sectional view of a fabrication step following FIG. 2;
- FIG. 4 is an enlarged sectional view of a fabrication step following FIG. 3;
- FIG. 5 is an enlarged sectional view of a fabrication step following FIG. 4;
- FIG. 6 is an enlarged sectional view of a fabrication step following FIG. 5;
- FIG. 7 is an enlarged sectional view of a fabrication step following FIG. 6;
- FIG. 8 is an enlarged sectional view of a fabrication step following FIG. 7;
- FIG. 9 is an enlarged sectional view of a fabrication step following FIG. 8;
- FIG. 10 is an enlarged sectional view of a fabrication step following FIG. 9;
- FIG. 11 is an enlarged sectional view of a fabrication step following FIG. 10;
- FIG. 12 is an enlarged sectional view for explaining another formation method of a protective film;
- FIG. 13 is an enlarged sectional view of a semiconductor device as the first modification of the first embodiment shown in FIG. 1;
- FIG. 14 is an enlarged sectional view of a semiconductor device as the second modification of the first embodiment shown in FIG. 1;
- FIG. 15 is an enlarged sectional view of a semiconductor device as the third modification of the first embodiment shown in FIG. 1;
- FIG. 16 is an enlarged sectional view of a semiconductor device according to the second embodiment of the present invention;
- FIG. 17 is an enlarged sectional view of an initial fabrication step in the fabrication of the semiconductor device shown in FIG. 16;
- FIG. 18 is an enlarged sectional view of a fabrication step following FIG. 17;
- FIG. 19 is an enlarged sectional view of a fabrication step following FIG. 18;
- FIG. 20 is an enlarged sectional view of a fabrication step following FIG. 19;
- FIG. 21 is an enlarged sectional view of a fabrication step following FIG. 20;
- FIG. 22 is an enlarged sectional view of a fabrication step following FIG. 21;
- FIG. 23 is an enlarged sectional view of a fabrication step following FIG. 22;
- FIG. 24 is an enlarged sectional view of a fabrication step following FIG. 23;
- FIG. 25 is an enlarged sectional view of a fabrication step following FIG. 24;
- FIG. 26 is an enlarged sectional view of a fabrication step following FIG. 25;
- FIG. 27 is an enlarged sectional view of a fabrication step following FIG. 26;
- FIG. 28 is an enlarged sectional view of a fabrication step following FIG. 27;
- FIG. 29 is an enlarged sectional view of a fabrication step following FIG. 28;
- FIG. 30 is an enlarged sectional view of a fabrication step following FIG. 29;
- FIG. 31 is an enlarged sectional view of a fabrication step following FIG. 30;
- FIG. 32 is an enlarged sectional view of a fabrication step following FIG. 31;
- FIG. 33 is an enlarged sectional view of a fabrication step following FIG. 32;
- FIG. 34 is an enlarged sectional view of a fabrication step following FIG. 33;
- FIG. 35 is an enlarged sectional view of a predetermined step for explaining another fabrication method of the semiconductor device shown in FIG. 16;
- FIG. 36 is an enlarged sectional view of a step following FIG. 35;
- FIG. 37 is an enlarged sectional view of a step following FIG. 36;
- FIG. 38 is an enlarged sectional view of a semiconductor device as the first modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 39 is an enlarged sectional view of a semiconductor device as the second modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 40 is an enlarged sectional view of a semiconductor device as the third modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 41 is an enlarged sectional view of a semiconductor device as the fourth modification of the second embodiment of the present invention shown in FIG. 16;
- FIG. 42 is an enlarged sectional view of a semiconductor device according to the third embodiment of the present invention;
- FIG. 43 is an enlarged sectional view of an initially prepared structure in the fabrication of the semiconductor device shown in FIG. 42;
- FIG. 44 is an enlarged sectional view of a fabrication step following FIG. 43;
- FIG. 45 is an enlarged sectional view of a fabrication step following FIG. 44;
- FIG. 46 is an enlarged sectional view of a fabrication step following FIG. 45;
- FIG. 47 is an enlarged sectional view of a fabrication step following FIG. 46;
- FIG. 48 is an enlarged sectional view of a fabrication step following FIG. 47;
- FIG. 49 is an enlarged sectional view of a fabrication step following FIG. 48;
- FIG. 50 is an enlarged sectional view of a semiconductor device as a modification of the third embodiment of the present invention shown in FIG. 42;
- FIG. 51 is an enlarged sectional view of a step corresponding to FIG. 44, in the fabrication of the semiconductor device shown in FIG. 50;
- FIG. 52 is an enlarged sectional view of a fabrication step following FIG. 51;
- FIG. 53 is an enlarged sectional view of a fabrication step following FIG. 52;
- FIG. 54 is an enlarged sectional view of a fabrication step following FIG. 53;
- FIG. 55 is an enlarged sectional view of a fabrication step following FIG. 54; and
- FIG. 56 is an enlarged sectional view of a fabrication step following FIG. 55.
- (First Embodiment)
- FIG. 1 is a sectional view of a semiconductor device according to the first embodiment of the present invention. The semiconductor device includes a silicon substrate (semiconductor substrate)1. An integrated circuit or circuits (not shown) are formed in a central portion of the upper surface of the
silicon substrate 1. A plurality of connectingpads 2 made of an aluminum-based metal are formed in a peripheral portion of the upper surface so as to be electrically connected to the integrated circuit. An insulatingfilm 3 made of silicon oxide is formed on the upper surfaces of thesilicon substrate 1 and connectingpads 2 except for central portions of the connectingpads 2. The central portions of the connectingpads 2 are exposed throughholes 4 formed in the insulatingfilm 3. - A protective film (insulating film)5 made of an organic resin such as polyimide is formed on the upper surface of the insulating
film 3.Holes 6 are formed in those portions of theprotective film 5, which correspond to theholes 4 in the insulatingfilm 3.Recesses 7 are formed in distribution wire formation regions of the upper surface of theprotective film 5. Therecesses 7 communicate with theholes 6. - A
distribution wire 8 is formed from the upper surface of each connectingpad 2 exposed through theholes protective film 5 in therecess 7. Thedistribution wire 8 is made up of alower metal layer 8 a and anupper metal layer 8 b formed on thelower metal layer 8 a. Although details are not shown, thelower metal layer 8 a has a two-layered structure in which a titanium layer and copper layer are stacked in this order from below. Also, the depth of therecess 7 is larger than the thickness of thedistribution wire 8. In addition,slight spaces 9 are formed between thedistribution wire 8 and the inner wall surfaces of therecess 7. - A
copper bump electrode 10 is formed on the upper surface of a connecting pad portion of eachdistribution wire 8. On the upper surface of theprotective film 5 including thedistribution wires 8, an encapsulatingfilm 11 made of an organic resin such as an epoxy-based resin is formed such that the upper surface of the encapsulatingfilm 11 is leveled with the upper surfaces of thebump electrodes 10. Accordingly, these upper surfaces of thebump electrodes 10 are exposed. Asolder ball 12 is formed on the upper surface of eachbump electrode 10. - An example of a method of fabricating this semiconductor device will be explained below. First, as shown in FIG. 2, a structure is prepared in which connecting
pads 2 made of an aluminum-based metal are formed on the upper surface of asilicon substrate 1 in the form of a wafer, an insulatingfilm 3 made of an inorganic insulating material such as silicon oxide or silicon nitride is formed on the upper surfaces of thesilicon substrate 1 and the connectingpads 2 except for central portions of the connectingpads 2, and these central portions of the connectingpads 2 are exposed throughholes 4 formed in the insulatingfilm 3. - A
protective film 5 made of an organic resin such as a polyimide resin is formed by a coating method on the entire upper surface of the insulatingfilm 3 including the upper surface portions of the connectingpads 2 exposed through theholes 4. A resistfilm 21 is then formed on the upper surface of theprotective film 5 except for prospective formation regions of recesses 7 (i.e., distribution wires 8). As shown in FIG. 3, the resistfilm 21 is used as a mask to half-etch theprotective film 5, thereby formingrecesses 7 in the upper surface of theprotective film 5 except for regions below the resistfilm 21. Note that when etched by an etching solution, eachrecess 7 is actually inclined in the direction of thickness such that the width of the bottom surface of therecess 7 is smaller than that of the upper surface. However, eachrecess 7 is shown as a vertical recess in the figures for the sake of simplicity. In this case, dry etching such as plasma etching is applicable as the half-etching of theprotective film 5. Anisotropic etching is particularly preferable because the inclined surface is made as vertical as possible. The resistfilm 21 is then peeled. - As shown in FIG. 4, a resist
film 22 is formed by depositing and then patterning, on the upper surface of theprotective film 5. In this state, holes 23 are formed in those portions of the resistfilm 22, which correspond to theholes 4 in the insulatingfilm 3. Subsequently, as shown in FIG. 5, the resistfilm 22 is used as a mask to selectively etch theprotective film 5, thereby formingholes 6 in those portions of theprotective film 5, which correspond to theholes 23 in the resistfilm 22, i.e., theholes 4 in the insulatingfilm 3. After that, the resistfilm 22 is peeled. - As shown in FIG. 6, a lower metal layer or a
base layer 8 a is formed on the entire upper surface of theprotective film 5 and the upper surface portions of the connectingpads 2 exposed through theholes lower metal layer 8 a is obtained by forming a copper layer by sputtering on a titanium layer which is also formed by sputtering. Thelower metal layer 8 a may also have another structure and/or another material. For example, thelower metal layer 8 a may also be a single copper layer formed by electroless plating. - Subsequently, a plating resist
film 24 is formed by depositing and then patterning, on the upper surface of thelower metal layer 8 a. In this state, holes 25 are formed in those portions of the plating resistfilm 24, which correspond to prospective formation regions ofdistribution wires 8. Also, thelower metal layer 8 a formed on the inner wall surfaces of eachrecess 7 in theprotective film 5 is covered with the plating resistfilm 24. Thelower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming anupper metal layer 8 b on the upper surface of thelower metal layer 8 a in eachhole 25 of the plating resistfilm 24. After that, the plating resistfilm 24 is peeled. - As shown in FIG. 7, a plating resist
film 27 is formed by depositing and then patterning, on the upper surface of thelower metal layer 8 a including theupper metal layer 8 b. In this state, holes 28 are formed in those portions of the plating resistfilm 27, which correspond to connecting pad portions of theupper metal layer 8 b. Also, around theupper metal layer 8 b, thelower metal layer 8 a formed on the inner wall surfaces of eachrecess 7 in theprotective film 5 is covered with the part of the plating resistfilm 27. Thelower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby formingbump electrodes 10 on the upper surfaces of the connecting pad portions of theupper metal layer 8 b in theholes 28 of the plating resistfilm 27. - The plating resist
film 27 is peeled, and then thebump electrodes 10 andupper metal layer 8 b are used as masks to etch away unnecessary portions of thelower metal layer 8 a. Consequently, as shown in FIG. 8, thelower metal layer 8 a remains only below theupper metal layer 8 b in therecesses 7, so that adistribution wire 8 is formed by the residuallower metal layer 8 a and theupper metal layer 8 b formed on the entire upper surface of thelower metal layer 8 a. At the same time, aslight space 9 is formed between eachdistribution wire 8 and the inner wall surfaces of therecess 7. The space is a positional deviation amount when the plating resistfilm 28 is printed, and is usually a few μm or less. As will be described later, thelower metal layer 8 a is much thinner than theupper metal layer 8 b. Therefore, when an etching solution is sprayed against the entire surface for short time periods, only those portions of thelower metal layer 8 a, which extend outside thebump electrodes 10 andupper metal layer 8 b are removed. - As shown in FIG. 9, an encapsulating
film 11 made of an organic resin such as an epoxy resin is formed on the upper surfaces of theprotective film 5, thebump electrodes 10 anddistribution wires 8, such that the thickness of the encapsulatingfilm 11 is slightly larger than the height of thebump electrodes 10. In this state, the encapsulatingfilm 11 is also formed in therecesses 7 including thespaces 9. Also, the upper surfaces of thebump electrodes 10 are covered with the encapsulatingfilm 11. - As shown in FIG. 10, the encapsulating
film 11 and the upper surfaces of thebump electrodes 10 are appropriately polished to expose these upper surfaces of thebump electrodes 10. Subsequently, as shown in FIG. 11, asolder ball 12 is formed on the upper surface of eachbump electrode 10. When a dicing step is performed after that, a plurality of semiconductor devices shown in FIG. 1 are obtained. - In the thus obtained semiconductor device, the
distribution wire 8 is formed in eachrecess 7 formed in the upper surface of theprotective film 5, and the depth of therecess 7 is made larger than the thickness of thedistribution wire 8. Therefore, between thedistribution wires 8 including the lower portions of thebump electrodes 10, theprotective film 5 has extended portions higher than the upper surface of eachdistribution wire 8. The extended portion prevents easy occurrence of a short circuit caused by so-called ion migration. - Examples of the dimensions are as follows. The thickness of the
lower metal layer 8 a is about 0.4 to 0.8 μm. The thickness of theupper metal layer 8 b is about 1 to 10 μm. The thickness of the extended portion of theprotective film 5 is about 10 to 30 μm. The depth of therecess 7 is about 5 to 15 μm (and larger than the thickness of the distribution wire 8). The thickness of the portion of theprotective film 5 in therecess 7 is 1 to 20 μm. The height of thebump electrode 10 is about 80 to 150 μm. - The width of the
distribution wire 8 is set at a desired value in accordance with the number of terminals, layout, and the like of each semiconductor device. For example, the width of thedistribution wire 8 is about 20 to 40 μm, and the diameter of theholes distribution wire 8, and about 30 to 60 μm. The diameter of the connecting pad portion of thedistribution wire 8 and thebump electrode 10 formed on the connecting pad portion is, e.g., about 200 to 400 μm. Also, the spacing between thedistribution wires 8 and the spacing between thedistribution wire 8 and the connecting pad portion of thenearby distribution wire 8 can be about 20 μm or less. - Another formation method of the
protective film 5 will be explained below. As shown in FIG. 12, the upper surface of an insulatingfilm 3 is coated with a firstprotective film 5A made of an organic resin, and holes 6 a are formed in the firstprotective film 5A by photolithography. It is also possible to form a first protective filmSA having holes 6 a by screen printing. On the upper surface of the firstprotective film 5A, a secondprotective film 5B made of an organic resin and having holes (i.e., recesses) 7 a is formed by screen printing. The same structure as theprotective film 5 shown in FIG. 1 is formed by the first and secondprotective films - In the above embodiment as shown in FIG. 1, the depth of the
recess 7 is larger than the thickness of thedistribution wire 8. However, the present invention is not limited to this embodiment. For example, as in the first modification shown in FIG. 13, the depth of therecess 7 may also be substantially the same as the thickness of thedistribution wire 8. - In the above embodiment as shown in FIG. 1, the positions of the
bump electrodes 10 are different from those of the connectingpads 2. However, the present invention is not limited to this embodiment. For example, as in the second modification shown in FIG. 14, it is also possible to form, on each connectingpad 2, adistribution wire 8 having only a connecting pad portion whose planar size is larger than that of the connectingpad 2, and form, on thedistribution wire 8, abump electrode 10 whose cross-sectional a planar size is larger than the planar size of the connectingpad 2. In this structure shown in FIG. 14, thedistribution wire 8 is formed as a pedestal having functions of a barrier layer and adhesive layer of thebump electrode 10. Migration can be prevented because theadjacent bump electrode 10 and their pedestals are separated by spaces inrecesses 7. If anupper metal layer 8 b and thebump electrode 10 are made of the same material in this modification shown in FIG. 14, it is also possible to form only alower metal layer 8 a as a pedestal of eachbump electrode 10 andform bump electrode 10 directly on thelower metal layer 8 a as in the third modification shown in FIG. 15. The second or third modification shown in FIG. 14 or 15 may also be combined with the embodiment shown in FIG. 1. That is, as shown in FIG. 1,distribution wires 8 are extended onto some connectingpads 2, and bumpelectrodes 10 are formed on the extended portions of thepads 2. After that, as shown in FIG. 14 or 15, distribution wires (equivalent to connecting pad portions) 8 are formed only on remaining connectingpads 2, and bumpelectrodes 10 are formed on these distribution wires. In the first embodiment described above, thedistribution wires 8 are covered only with the encapsulatingfilm 11. Therefore, migration may occur if water penetrates into the encapsulatingfilm 11. To prevent this, a more reliable structure must be obtained. Also, if thebump electrodes 10 protrude from the upper surface of the encapsulatingfilm 11, they can deform more easily when the semiconductor device is connected to a circuit board. This makes it possible to more effectively reduce the stress generated by the difference between the thermal expansion coefficients of thesilicon substrate 1 and the circuit board (not shown). This embodiment will be described below. - (Second Embodiment)
- FIG. 16 is a sectional view of a semiconductor device as the second embodiment of the present invention. This semiconductor device includes a
silicon substrate 1. An integrated circuit or circuits (not shown) are formed in a central portion of the upper surface of thesilicon substrate 1. A plurality of connectingpads 2 made of an aluminum-based metal are formed in a peripheral portion of the upper surface of the substrate and electrically connected to the integrated circuit. An insulatingfilm 3 made of an inorganic insulating material such as silicon oxide or silicon nitride is formed on the upper surfaces of thesilicon substrate 1 and the connectingpads 2, except for central portions of the connectingpads 2. The central portions of the connectingpads 2 are exposed throughholes 4 formed in the insulatingfilm 3. - A lower
protective film 5 made of an organic resin such as polyimide is formed on the upper surface of the insulatingfilm 3.Holes 6 are formed in those portions of the lowerprotective film 5, which correspond to theholes 4 in the insulatingfilm 3.Recesses 7 are formed in distribution wire formation regions of the upper surface of the lowerprotective film 5. Therecesses 7 communicate with theholes 6. Adistribution wire 8 is formed from the upper surface of each connectingpad 2 exposed through theholes recess 7 of the lowerprotective film 5. Thedistribution wire 8 is made up of alower metal layer 8 a and anupper metal layer 8 b formed on thelower metal layer 8 a. Although details are not shown, thelower metal layer 8 a has a two-layered structure in which a titanium layer and copper layer are stacked in this order from below. Theupper metal layer 8 b is made of a copper layer alone. - At the edge of the
silicon substrate 1, theupper metal layer 8 b is not stacked on thelower metal layer 8 a. That is, on the upper surface of the lowerprotective film 5, thelower metal layer 8 a is formed as a connectingline 8 a which is a single layer and runs to the edge of thesilicon substrate 1. Alower bump electrode 10 a andupper bump electrode 10 b both made of copper are formed on the upper surface of a connecting pad portion of eachdistribution wire 8. That is, in this embodiment, abump electrode 10 has a two-layered structure made up of thelower bump electrode 10 a andupper bump electrode 10 b. On the upper surface of the lowerprotective film 5 including, except for their connecting pad portions, thelower metal layer 8 a andupper metal layer 8 b formed on the upper surface of the lowerprotective film 5, an upperprotective film 13 made of an organic resin such as polyimide and an encapsulatingfilm 11 made of an organic resin such as an epoxy-based resin are formed. In this state, the upper surface of the encapsulatingfilm 11 is leveled with the upper surfaces of thelower bump electrodes 10 a. Accordingly, theupper bump electrodes 10 b entirely protrude from the encapsulatingfilm 11. - An example of a method of fabricating this semiconductor device will be explained below. First, as shown in FIG. 17, a structure is prepared in which connecting
pads 2 made of an aluminum-based metal are formed on the upper surface of asilicon substrate 1 in the form of a wafer, an insulatingfilm 3 made of an inorganic insulating material such as silicon oxide or silicon nitride is formed on the upper surfaces of thesilicon substrate 1 and the connectingpads 2 except for central portions of the connectingpads 2. The central portions of the connectingpads 2 are exposed throughholes 4 formed in the insulatingfilm 3. In FIG. 17, regions denoted byreference numeral 31 correspond to dicing streets. - As shown in FIG. 18, a lower
protective film 5 made of an organic resin such as polyimide is formed by spin coating or the like on the entire upper surface of the insulatingfilm 3 including the upper surfaces of the connectingpads 2 exposed through theholes 4, such that the upper surface of the lowerprotective film 5 is substantially flat. A resistfilm 32 is then formed on the upper surface of the lowerprotective film 5 except for prospective formation regions of recesses 7 (i.e., distribution wires 8). As shown in FIG. 19, the resistfilm 32 is used as a mask to half-etch the lowerprotective film 5, thereby formingrecesses 7 in the upper surface of the lowerprotective film 5 except for regions below the resistfilm 32. The resistfilm 32 is then peeled. - As shown in FIG. 20, a resist
film 33 is formed by patterning on the upper surface of the lowerprotective film 5. In this state, holes 34 are formed in those portions of the resistfilm 33, which correspond to theholes 4 in the insulatingfilm 3. Subsequently, as shown in FIG. 21, the resistfilm 33 is used as a mask to selectively etch the lowerprotective film 5, thereby formingholes 6 in those portions of the lowerprotective film 5, which correspond to theholes 34 in the resistfilm 33, i.e., theholes 4 in the insulatingfilm 3. After that, the resistfilm 33 is peeled. - As shown in FIG. 22, a
lower metal layer 8 a is formed on the entire upper surface of the lowerprotective film 5 and the upper surfaces of the connectingpads 2, exposed through theholes lower metal layer 8 a is obtained by forming a copper layer by sputtering on a titanium layer which is also formed by sputtering. Thelower metal layer 8 a may also be a single copper layer formed by electroless plating. - Subsequently, a resist
film 35 is formed by patterning on the upper surface of thelower metal layer 8 a. In this state, holes 36 are formed in those portions of the resistfilm 35, which correspond to prospective formation regions ofdistribution wires 8. That is, the edge of eachhole 36 continues to the inner wall surface of thelower metal layer 8 a formed in therecess 7. Thelower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming anupper metal layer 8 b on the upper surface of thelower metal layer 8 a in therecess 7. In this state, the upper surface of theupper metal layer 8 b is substantially leveled with the upper surface of the portion of thelower metal layer 8 a under the resistfilm 35. After that, the resistfilm 35 is peeled. - As shown in FIG. 23, a resist
film 37 is formed by depositing and then patterning, on the portions of the upper surface of thelower metal layer 8 a and theupper metal layer 8 b. FIG. 24 is a plan view of the state shown in FIG. 23 (FIG. 24 shows a region wider than that shown in FIG. 23). As shown in FIG. 24, the resistfilm 37 has ashape including portions 37 a corresponding to theupper metal layer 8 b,portions 37 b corresponding to the dicingstreets 31 indicated by the alternate long and short dashed lines, andportions 37 c corresponding to theupper metal layer 8 b between the connectingpads 2 and dicingstreets 31. - The resist
film 37 is then used as a mask to etch away unnecessary portions of thelower metal layer 8 a. When the resistfilm 37 is peeled after that, a structure as shown in FIGS. 25 and 26 is obtained. That is, adistribution wire 8 is formed in eachrecess 7. Thedistribution wire 8 has theupper metal layer 8 b whose upper surface is exposed and lower and side surfaces are covered with thelower metal layer 8 a. Also, lattice-likeauxiliary wires 38 made of thelower metal layer 8 a alone are formed in regions corresponding to the dicingstreets 31 indicated by the alternate long and short dashed lines. In addition, connectinglines 8 a′ made of thelower metal layer 8 a alone are formed between theauxiliary wires 38 anddistribution wires 8. - As shown in FIG. 27, an upper
protective film 13 made of an organic resin such as polyimide, i.e., the same material as the lowerprotective film 5, is formed by spin coating or the like, on the entire upper surface of the lowerprotective film 5, thedistribution wires 8, connectinglines 8 a′, andauxiliary wires 38, such that the upper surface of the upperprotective film 13 is substantially flat. A resistpattern 39 is then formed by depositing and then patterning, on the upper surface of the upperprotective film 13. In this state, holes 40 are formed in those portions of the resistfilm 39, which correspond to connecting pad portions of thedistribution wires 8. - As shown in FIG. 28, the resist
film 39 is used as a mask to selectively etch the upperprotective film 13, thereby formingholes 41 in those portions of the upperprotective film 13, which correspond to theholes 40 in the resistfilm 39, i.e., the connecting pad portions of thedistribution wires 8. Subsequently, as shown in FIG. 29, theauxiliary wires 38 are used as masks to perform electroplating of copper, thereby forminglower bump electrodes 10 a on the upper surfaces of the connecting pad portions of thedistribution wires 8 in theholes film 39 and upperprotective film 13, respectively. After that, the resistfilm 39 is peeled. - As shown in FIG. 30, an encapsulating
film 11 made of an organic resin such as an epoxy resin is formed on the upper surface of the upperprotective film 13, thelower bump electrodes 10 a,distribution wires 8, connectinglines 8 a′, andauxiliary wires 38, such that the thickness of the encapsulatingfilm 11 is slightly larger than the height of thelower bump electrodes 10 a. In this state, therefore, the upper surfaces of thelower bump electrodes 10 a are covered with the encapsulatingfilm 11. Subsequently, as shown in FIG. 31, the encapsulatingfilm 11 and the upper surfaces of thelower bump electrodes 10 a are appropriately polished to expose these upper surfaces of thelower bump electrodes 10 a, and planarize the upper surface of the encapsulatingfilm 11 including the upper surfaces of thelower bump electrodes 10 a. - As shown in FIG. 32, a resist
film 42 is formed by depositing and then patterning, on the upper surface of the encapsulatingfilm 11. In this state, holes 43 are formed in those portions of the resistfilm 42, which correspond to the upper surfaces of thelower bump electrodes 10 a. Theauxiliary wires 38 are then used as plating current paths to perform electroplating of copper, thereby formingupper bump electrodes 10 b on the upper surfaces of thelower bump electrodes 10 a in theholes 43 of the resistfilm 42. In this way, bumpelectrodes 10 having a two-layered structure are formed. Subsequently, as shown in FIG. 33, the resistfilm 42 and the upper surfaces of theupper bump electrodes 10 b are appropriately polished to planarize the upper surface of the resistfilm 42 including the upper surfaces of theupper bump electrodes 10 b. - Next, the resist
film 42 is peeled, as shown in FIG. 34, so that theupper bump electrodes 10 b entirely protrude from the encapsulatingfilm 11. A plurality of semiconductor devices shown in FIG. 16 are obtained by dicing the wafer-like silicon substrate 1 and members thereon in theregions 31 corresponding to dicing streets. Since thesilicon substrate 1 in the form of a wafer is diced in theregions 31 corresponding to dicing streets, theauxiliary wires 38 formed in theregions 31 corresponding to dicing streets are removed. Accordingly, thedistribution wires 8 are not short-circuited. - In the semiconductor device thus obtained, the
distribution wires 8, except for their connecting pad portions, formed in therecesses 7 on the upper surface of the lowerprotective film 5 are covered with the upperprotective film 13 made of the same material as the lowerprotective film 5. Therefore, even if water in the use environment penetrates into the encapsulatingfilm 11, further penetration of the water is inhibited by the upper surface of the upperprotective film 13. This prevents easy occurrence of a short circuit caused by so-called ion migration between thedistribution wires 8 and between thedistribution wires 8 and bumpelectrodes 10. - Referring to FIG. 16, the
lower bump electrode 10 a andupper bump electrode 10 b are separated by the solid line between them, for the sake of convenience. In practice, however, there is no such interface separating the twobump electrodes electrodes bump electrode 10 formed on the upper surface of the connecting pad portion of thedistribution wire 8 actually protrudes from the encapsulatingfilm 11. As a consequence, when solder balls (not shown) are formed on thebump electrodes 10 and connected to connecting terminals of a circuit board, thebump electrodes 10 can deform more easily. This makes it possible to more effectively reduce the stress generated by the difference between the thermal expansion coefficients of thesilicon substrate 1 and the circuit board (not shown). - (Other Examples of Fabrication Method of Second Embodiment)
- In the above fabrication method, unnecessary portions of the
lower metal layer 8 a are removed as shown in FIG. 25, the upperprotective film 13 is formed as shown in FIG. 28, and thelower bump electrodes 10a are formed as shown in FIG. 29. However, the present invention is not limited to this method. For example, after alower metal layer 8 a is formed on the entire surface of a lowerprotective film 5 anddistribution wires 8 are formed inrecesses 7 of the lowerprotective film 5 as shown in FIG. 22, a resistfilm 51 is formed by depositing and then patterning on the upper surface of thedistribution wires 8 without patterning thelower metal layer 8 a as shown in FIG. 35. In this state, holes 52 are formed in those portions of the resistfilm 51, which correspond to connecting pad portions of thedistribution wires 8. Thelower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forminglower bump electrodes 10 a on the upper surfaces of the connecting pad portions of thedistribution wires 8 in theholes 52 of the resistfilm 51. After that, the resistfilm 51 is peeled. - As shown in FIG. 36, a resist
film 53 is formed by depositing and then patterning of the resist, on thelower metal layer 8 a including thedistribution wires 8. The resistfilm 53 has the same pattern as the resistfilm 27 shown in FIGS. 23 and 24 except that the resistfilm 53 is not formed in regions corresponding to thelower bump electrodes 10 a. The resistfilm 53 and thelower bump electrodes 10 a are then used as a mask to etch away unnecessary portions of thelower metal layer 8 a. After that, the resistfilm 53 is peeled. Subsequently, as shown in FIG. 37, the upperprotective film 13 is formed by spin coating or the like on the upper surface of the lowerprotective film 5 including thedistribution wires 8 and the like, except for the regions where thelower bump electrodes 10 a are formed, such that the upper surface of the upperprotective film 13 is substantially flat. A plurality of semiconductor devices shown in FIG. 16 are obtained through the steps shown in FIGS. 30 to 34 after that. - Also, in the
distribution wire 8 formation step shown in FIG. 22 of the second embodiment, if the upper surface of theupper metal layer 8 b formed by electroplating of copper is substantially leveled with the upper surface of the lowerprotective film 5, a semiconductor device shown in FIG. 38 as the first modification of the second embodiment is obtained. In this structure, the upper surface of thelower metal layer 8 a around theupper metal layer 8 b may also be substantially leveled with the upper surface of thedistribution wire 8. - The connecting
lines 8 a′ used as current paths when theupper bump electrodes 10 b are formed have a single-layered structure made of thelower metal layer 8 a alone. However, as shown in FIG. 39 as the second modification of the second embodiment, connectinglines 8 a′ may also have a two-layered structure, similar to that of thedistribution wires 8, in which anupper metal layer 8 b is formed on alower metal layer 8 a. In this case, in the step of formingrecesses 7 shown in FIG. 18, the pattern of a resistfilm 32 formed on the upper surface of a lowerprotective film 5 is also removed fromregions 31 corresponding to dicing streets and their nearby regions, and the obtained resistfilm 32 is used as a mask to half-etch the lowerprotective film 5. Consequently, in the state shown in FIG. 19, recesses 7 are formed in the upper surface of the lowerprotective film 5 in theregions 31 corresponding to dicing streets and their nearby regions. After that, alower metal layer 8 a is formed, and then anupper metal layer 8 b is formed by electroplating, thereby obtaining the structure shown in FIG. 39. When this fabrication method is used, therefore, the connectinglines 8′ having a two-layered structure including thelower metal layer 8 a andupper metal layer 8 b are formed in therecesses 7 near the end faces of asilicon substrate 1. In this semiconductor device, auxiliary wires formed in theregions 31 corresponding to dicing streets also have the two-layered structure. - FIG. 40 is a sectional view of a semiconductor device as the third modification of the second embodiment. This semiconductor device largely differs from that shown in FIG. 16 in that no
recesses 7 are formed in the upper surface of a lowerprotective film 5, so the upper surface of the lowerprotective film 5 is substantially flat. Even in a structure like this,distribution wires 8 except for their connecting pad portions are covered with an upperprotective layer 13. This prevents easy occurrence of a short circuit caused by so-called ion migration between thedistribution wires 8 and between thedistribution wires 8 andlower bump electrodes 10 a. - FIG. 41 is a sectional view of a semiconductor device as the fourth modification of the second embodiment. This semiconductor device largely differs from that shown in FIG. 16 in that the height of each
bump electrode 10A is the total height of the upper and lower bump electrodes, and the upper surface of an encapsulatingfilm 11A is leveled with the upper surfaces of thebump electrodes 10A. - In the semiconductor device shown in FIG. 16, the thickness of the encapsulating
film 11 is decreased by the height of theupper bump electrode 10 b, so theupper bump electrode 10 b protrudes from the encapsulatingfilm 11, when compared to the semiconductor device shown in FIG. 41. This makes it possible to further reduce the stress caused by the difference between the thermal expansion coefficients of thesilicon substrate 1 and a circuit board. On the other hand, when the thickness of the encapsulatingfilm 11 is decreased by the height of theupper bump electrode 10 b, water in the use environment penetrates into the encapsulatingfilm 11 more easily than in the semiconductor device shown in FIG. 41. However, further penetration can be inhibited by the upper surface of the upperprotective film 13. This prevents easy occurrence of a short circuit caused by so-called ion migration. - When the thickness of the encapsulating
film 11 is decreased by the height of theupper bump electrode 10 b, a warp of thesilicon substrate 1 in the form of a wafer can be made smaller than that in the semiconductor device shown in FIG. 41. For example, assume that in the semiconductor device shown in FIG. 16, the thickness of the lowerprotective film 5 is about 10 μm, the thickness of the upperprotective film 13 is about 4 μm, the depth of therecess 7 is about 6 μm, and the height of thebump electrode 10 is about 100 μm. In this case, the thickness of the encapsulatingfilm 11 is determined by the height of theupper bump electrode 10 b. - When the
silicon substrate 1 in the form of a wafer was a 200-μm type substrate and the height of theupper bump electrode 10 b was 0 μm (i.e., the same as in the semiconductor device shown in FIG. 41), a warp of the wafer-like silicon substrate 1 was about 1 mm. In contrast, when the heights of theupper bump electrodes 10 b were 22.5 and 45 μm, warps of the wafer-like silicon substrates 1 were about 0.7 and 0.5 mm, respectively. Since a warp of thesilicon substrate 1 in the form of a wafer can be reduced as described above, transfer to the subsequent steps and the processing accuracy in these subsequent steps are not easily affected. - The first and second embodiments described above have the structure in which the
recess 7 is formed in theprotective film 5, and thedistribution wire 8 is formed in the recess 7 (except the device shown in FIG. 40). In the present invention, however, it is also possible to form thedistribution wires 8 on the upper surface of theprotective film 5, and form therecesses 7 in theprotective film 5 between thedistribution wires 8. This embodiment will be explained below. - (Third Embodiment)
- FIG. 42 is a sectional view of a semiconductor device as the third embodiment of the present invention. This semiconductor device includes a
silicon substrate 1. An integrated circuit (not shown) is formed in a central portion of the upper surface of thesilicon substrate 1. A plurality of connectingpads 2 made of an aluminum-based metal are formed in a peripheral portion of the upper surface of thesilicon substrate 1 and electrically connected to the integrated circuit. - An insulating
film 3 made of silicon oxide is formed on the upper surface of thesilicon substrate 1 and the connectingpads 2 except for central portions of the connectingpads 2. These central portions of the connectingpads 2 are exposed throughholes 4 formed in the insulatingfilm 3. Aprotective film 5 made of polyimide is formed on the upper surface of the insulatingfilm 3.Holes 6 are formed in those portions of theprotective film 5, which correspond to theholes 4 in the insulatingfilm 3.Recesses 107 are formed in the upper surface of theprotective film 5 except for distribution wire formation regions. - A
distribution wire 8 is formed to extend from the upper surface of each connectingpad 2 exposed through theholes protective film 5. Thedistribution wire 8 has a two-layered structure made up of alower metal layer 8 a and anupper metal layer 8 b formed on thelower metal layer 8 a. Although details are not shown, thelower metal layer 8 a has a two-layered structure in which a titanium layer and copper layer are stacked in this order from below. Theupper metal layer 8 b is made of a copper layer alone. - A
copper bump electrode 10 is formed on the upper surface of a connecting pad portion of eachdistribution wire 8. On the upper surface of theprotective film 5 and thedistribution wires 8, an encapsulatingfilm 11 made of an epoxy-based resin is formed such that the upper surface of the encapsulatingfilm 11 is leveled with the upper surfaces of thebump electrodes 10. - An example of a method of fabricating this semiconductor device will be explained below. First, as shown in FIG. 43, a structure is prepared in which connecting
pads 2 made of an aluminum-based metal, an insulatingfilm 3, and aprotective film 5 are formed on asilicon substrate 1 in the form of a wafer, and central portions of the connectingpads 2 are exposed throughholes film 3 andprotective film 5, respectively. In FIG. 43, regions denoted byreference numeral 31 correspond to dicing streets. - As shown in FIG. 44, a
lower metal layer 8 a is formed on the entire upper surface of theprotective film 5 and the upper surfaces of the connectingpads 2 exposed through theholes lower metal layer 8 a is obtained by forming a copper layer by sputtering on a titanium layer which is also formed by sputtering. Thelower metal layer 8 a may also be a single copper layer formed by electroless plating. - Subsequently, a resist
film 62 is formed by depositing and then patterning of the resist, on the upper surface of thelower metal layer 8 a. In this state, holes 63 are formed in those portions of the resistfilm 62, which correspond to prospective formation regions of anupper metal layer 8 b. Thelower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby formingupper metal layers 8 b on those portions of the upper surface of thelower metal layer 8 a, which correspond to theholes 63 in the resistfilm 62. After that, the resistfilm 62 is peeled. - As shown in FIG. 45, a patterned resist
film 64 is formed on the upper surface of thelower metal layer 8 a and theupper metal layer 8 b. In this state, holes 65 are formed in those portions of the resistfilm 64, which correspond to prospective formation regions ofbump electrodes 10. Thelower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming thebump electrodes 10 on the upper surfaces of those connecting pad portions of theupper metal layer 8 b, which correspond to theholes 65 in the resistfilm 64. - The resist
film 64 is peeled, and thebump electrodes 10 andupper metal layer 8 b are used as masks to etch away unnecessary portions of thelower metal layer 8 a. Consequently, as shown in FIG. 46, thelower metal layer 8 a remains only below theupper metal layer 8 b to form adistribution wire 8. - As shown in FIG. 47, the
bump electrodes 10 anddistribution wires 8 are used as masks to half-etch theprotective film 5, thereby formingrecesses 107 in the upper surface of theprotective film 5 except for regions below thedistribution wires 8. Although the depth of eachrecess 107 depends upon the thickness of theprotective film 5, this depth is, e.g., 1 to 5 μm. The width of thedistribution wire 8 and the minimum spacing between thedistribution wires 8 are, e.g., 10 to 20 μm. Note that when etched by an etching solution, eachrecess 107 is inclined in the direction of thickness such that the width of the bottom surface of therecess 107 is smaller than that of the upper surface. However, eachrecess 7 is shown as a vertical recess in the figure for the sake of simplicity. In this case, dry etching such as plasma etching is applicable as the half-etching of theprotective film 5. Anisotropic etching is particularly preferable because the inclined surface is made as vertical as possible. - As shown in FIG. 48, an encapsulating
film 11 made of an organic resin such as an epoxy resin is formed on the entire upper surface of theprotective film 5 thebump electrodes 10, thedistribution wires 8, and therecesses 107, such that the thickness of the encapsulatingfilm 11 is slightly larger than the height of thebump electrodes 10. In this state, therefore, the upper surfaces of thebump electrodes 10 are covered with the encapsulatingfilm 11. - As shown in FIG. 49, the encapsulating
film 11 and the upper surfaces of thebump electrodes 10 are appropriately polished to expose these upper surfaces of thebump electrodes 10, and planarize the upper surface of the encapsulatingfilm 11 including the upper surfaces of thebump electrodes 10. A plurality of semiconductor devices shown in FIG. 42 are obtained by dicing the wafer-like silicon substrate 1 inregions 31 corresponding to dicing streets. - In the semiconductor device thus obtained, the
recesses 107 formed in the upper surface of theprotective film 5 are present between thedistribution wires 8 formed on the upper surface of theprotective film 5. Therefore, the length of the interface of theprotective film 5 and encapsulatingfilm 11 between thedistribution wires 8, i.e., the length of the copper ion precipitation path is twice as large as the depth of therecesses 7. This prevents easy occurrence of a short circuit caused by so-called ion migration between thedistribution wires 8 and between thedistribution wires 8 and bumpelectrodes 10 accordingly. - FIG. 50 is a sectional view of a semiconductor device as a modification of the third embodiment of the present invention. This semiconductor device largely differs from that shown in FIG. 42 in that an upper
protective layer 15 made of an organic resin such as polyimide is formed between aprotective film 5 includingdistribution wires 8 and an encapsulatingfilm 11. In this semiconductor device, no recess is formed in the upper surface of theprotective film 5 near the end faces of asilicon substrate 1. - On the upper surface of the
protective film 5 near connectingpads 2, connectinglines 8′ formed by extending thedistribution wires 8 run to the end faces of thesilicon substrate 1. Each connectingline 8′ has a two-layered structure including alower metal layer 8 a andupper metal layer 8 b, similar to that of thedistribution wire 8. - An example of a method of fabricating this semiconductor device will be explained below. First, as shown in FIG. 51, holes73 are formed in those portions of a resist
film 72, which correspond to prospective formation regions ofdistribution wires 8, prospective formation regions of connectinglines 8′ and prospective formation regions ofauxiliary wires 38′ inregions 31 corresponding to dicing streets. Alower metal layer 8 a is then used as a plating current path to perform electroplating of copper, thereby forming anupper metal layer 8 b on the upper surface of thelower metal layer 8 a in theholes 73 of the resistfilm 72. In this state, theupper metal layer 8 b is formed in a lattice manner in the regions corresponding to dicing streets. - The resist
film 72 is peeled, and theupper metal layer 8 b is used as a mask to etch away unnecessary portions of thelower metal layer 8 a. Consequently, as shown in FIG. 52, thelower metal layer 8 a remains only below theupper metal layer 8 b, thereby formingdistribution wires 8 having a two-layered structure in which theupper metal layer 8 b is formed on thelower metal layer 8 a, formingauxiliary wires 38′ in a lattice manner in theregions 31 corresponding to dicing streets, and forming connectinglines 8′ for connecting thedistribution wires 8 andauxiliary wires 38′. Subsequently, as shown in FIG. 53, thedistribution wires 8, connectinglines 8′, andauxiliary wires 38′ are used as masks to half-etch theprotective film 5, thereby formingrecesses 107 in the upper surface of theprotective film 5 except for regions below thedistribution wires 8, connectinglines 8′, andauxiliary wires 38′. - As shown in FIG. 54, on the entire upper surface of the
protective film 5 including thedistribution wires 8, connectinglines 8′,auxiliary wires 38′, and recesses 7, an upperprotective film 15 made of an organic resin such as polyimide is formed by spin coating or the like such that the upper surface of the upperprotective film 15 is substantially flat. A resistpattern 81 is then formed by depositing and then patterning of the resist, on the upper surface of the upperprotective film 15. In this state, holes 82 are formed in those portions of the resistfilm 81, which correspond to connecting pad portions of thedistribution wires 8. - As shown in FIG. 55, the resist
film 81 is used as a mask to etch the upperprotective film 15, thereby formingholes 83 in those portions of the upperprotective film 15, which correspond to theholes 82 in the resistfilm 81, i.e., the connecting pad portions of thedistribution wires 8. Subsequently, as shown in FIG. 56, thedistribution wires 8, connectinglines 8′, andauxiliary wires 38′ are used as masks to perform electroplating of copper, thereby formingbump electrodes 10 on the upper surfaces of the connecting pad portions of thedistribution wires 8 in theholes film 81 and upperprotective film 15, respectively. After that, the resistfilm 81 is peeled. - Following the same procedures as in the third embodiment described above, an encapsulating
film 11 is formed, the encapsulatingfilm 11 and the upper surfaces of thebump electrodes 10 are appropriately polished, and asilicon substrate 1 in the form of a wafer is diced in theregions 31 corresponding to dicing streets, thereby obtaining a plurality of semiconductor devices shown in FIG. 50. Since thesilicon substrate 1 in the form of a wafer is diced in theregions 31 corresponding to dicing streets, theauxiliary wires 38 formed in theregions 31 corresponding to dicing streets are removed. Accordingly, thedistribution wires 8 are not short-circuited. - In the semiconductor device thus obtained, the
distribution wires 8 except for their connecting pad portions are covered with the upperprotective film 15 made of the same material as the lowerprotective film 5. Therefore, even if water in the use environment penetrates into the encapsulatingfilm 11, further penetration of the water is inhibited by the upper surface of the upperprotective film 15. This prevents easy occurrence of a short circuit caused by so-called ion migration between thedistribution wires 8 and between thedistribution wires 8 and bumpelectrodes 10. It is of course possible, by therecesses 107, to prevent easy occurrence of a short circuit by so-called ion migration between thedistribution wires 8 and between thedistribution wires 8 and bumpelectrodes 10. In this case, the width of therecess 107 can also be made smaller than the spacing between thedistribution wires 8. - Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims (35)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002324973A JP3945380B2 (en) | 2002-11-08 | 2002-11-08 | Semiconductor device and manufacturing method thereof |
JP2002-324973 | 2002-11-08 | ||
JP2003-147447 | 2003-05-26 | ||
JP2003147447A JP2004349610A (en) | 2003-05-26 | 2003-05-26 | Semiconductor device and its manufacturing method |
JP2003-324204 | 2003-09-17 | ||
JP2003324204A JP2005093652A (en) | 2003-09-17 | 2003-09-17 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040094841A1 true US20040094841A1 (en) | 2004-05-20 |
US7285867B2 US7285867B2 (en) | 2007-10-23 |
Family
ID=32303295
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/700,136 Expired - Fee Related US7285867B2 (en) | 2002-11-08 | 2003-11-03 | Wiring structure on semiconductor substrate and method of fabricating the same |
Country Status (4)
Country | Link |
---|---|
US (1) | US7285867B2 (en) |
KR (1) | KR100595885B1 (en) |
CN (1) | CN100375255C (en) |
TW (1) | TWI235439B (en) |
Cited By (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030205804A1 (en) * | 2001-12-31 | 2003-11-06 | Jin-Yuan Lee | Integrated chip package structure using ceramic substrate and method of manufacturing the same |
US20040140556A1 (en) * | 2001-12-31 | 2004-07-22 | Mou-Shiung Lin | Integrated chip package structure using silicon substrate and method of manufacturing the same |
US20040245580A1 (en) * | 1998-12-21 | 2004-12-09 | Mou-Shiung Lin | [chip structure with a passive device and method for forming the same] |
US20050170634A1 (en) * | 1998-12-21 | 2005-08-04 | Megic Corporation | High performance system-on-chip discrete components using post passivation process |
US20060022351A1 (en) * | 2004-07-29 | 2006-02-02 | Hiroki Aisawa | Semiconductor device and method for manufacturing the same, package for LCD driver |
US20060049525A1 (en) * | 2004-09-09 | 2006-03-09 | Megic Corporation | Post passivation interconnection process and structures |
US20060071309A1 (en) * | 2004-09-29 | 2006-04-06 | Nec Electronics Corporation | Semiconductor device |
US20060220247A1 (en) * | 2005-04-04 | 2006-10-05 | Seiko Epson Corporation | Semiconductor device and manufacturing method therefor |
EP1737038A2 (en) * | 2005-06-24 | 2006-12-27 | Megica Corporation | Circuitry component and method for forming the same |
US20060292851A1 (en) * | 2005-06-24 | 2006-12-28 | Mou-Shiung Lin | Circuitry component and method for forming the same |
US20070007651A1 (en) * | 2005-07-11 | 2007-01-11 | Seiko Epson Corporation | Semiconductor device |
US20070182521A1 (en) * | 2003-05-27 | 2007-08-09 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20070284755A1 (en) * | 2006-06-09 | 2007-12-13 | Fujitsu Limited | Semiconductor device, manufacturing method of the semiconductor device, and mounting method of the semiconductor device |
US20080012117A1 (en) * | 2006-07-11 | 2008-01-17 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same and semiconductor module and method of fabricating the same |
US20080035972A1 (en) * | 1998-12-21 | 2008-02-14 | Megica Corporation | High performance system-on-chip using post passivation process |
US20080128910A1 (en) * | 2004-09-09 | 2008-06-05 | Megica Corporation | Post Passivation Interconnection Process And Structures |
US20080150623A1 (en) * | 2006-12-26 | 2008-06-26 | Megica Corporation | Voltage Regulator Integrated with Semiconductor Chip |
US20080203569A1 (en) * | 2007-02-28 | 2008-08-28 | Casio Computer Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20080202800A1 (en) * | 2005-06-16 | 2008-08-28 | Ming-Hong Kuo | Re-routing method and the circuit thereof |
US20080224326A1 (en) * | 2003-12-08 | 2008-09-18 | Megica Corporation | Chip structure with bumps and testing pads |
US20080265401A1 (en) * | 2001-12-31 | 2008-10-30 | Megica Corporation | Integrated chip package structure using organic substrate and method of manufacturing the same |
US20080280393A1 (en) * | 2007-05-09 | 2008-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for forming package structures |
US20080290520A1 (en) * | 2004-09-09 | 2008-11-27 | Megica Corporation | Reliable metal bumps on top of I/O pads after removal of test probe marks |
US20080302562A1 (en) * | 2007-06-08 | 2008-12-11 | Smk Corporation | Printed circuit board |
US20090065871A1 (en) * | 2005-09-23 | 2009-03-12 | Megica Corporation | Semiconductor chip and process for forming the same |
US20090104769A1 (en) * | 2005-05-18 | 2009-04-23 | Megica Corporation | Semiconductor chip with coil element over passivation layer |
US20090184394A1 (en) * | 1998-12-21 | 2009-07-23 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20090228085A1 (en) * | 2006-02-21 | 2009-09-10 | Imi Intelligent Medical Implants Ag | Device with flexible multilayer system for contacting or electrostimulation of living tissue cells or nerves |
US20100038742A1 (en) * | 2006-09-11 | 2010-02-18 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20100295175A1 (en) * | 2007-06-29 | 2010-11-25 | Fujikura Ltd. | Wafer level chip scale package |
US20100301459A1 (en) * | 2009-05-26 | 2010-12-02 | Renesas Technology Corp. | Method for manufacturing a semiconductor device and a semiconductor device |
US7960269B2 (en) | 2005-07-22 | 2011-06-14 | Megica Corporation | Method for forming a double embossing structure |
US7973629B2 (en) | 2001-09-04 | 2011-07-05 | Megica Corporation | Method for making high-performance RF integrated circuits |
US8089777B2 (en) * | 2007-03-09 | 2012-01-03 | Casio Computer Co., Ltd. | Semiconductor device having semiconductor structure bodies on upper and lower surfaces thereof, and method of manufacturing the same |
KR101143473B1 (en) | 2010-05-06 | 2012-05-08 | (주) 이피웍스 | Wafer level LED interposer |
US8178435B2 (en) | 1998-12-21 | 2012-05-15 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US8384189B2 (en) | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
US8492870B2 (en) | 2002-01-19 | 2013-07-23 | Megica Corporation | Semiconductor package with interconnect layers |
US20130284499A1 (en) * | 2012-04-26 | 2013-10-31 | Shinko Electric Industries Co., Ltd. | Wiring substrate and method of manufacturing the same |
US8912660B2 (en) | 2010-08-18 | 2014-12-16 | Murata Manufacturing Co., Ltd. | ESD protection device |
US20150179572A1 (en) * | 2009-03-13 | 2015-06-25 | Renesas Electronics Corporation | Semiconductor device for transmitting electrical signals between two circuits |
US20160163632A1 (en) * | 2014-12-04 | 2016-06-09 | Siliconware Precision Industries Co., Ltd. | Packaging structure and method of fabricating the same |
US9570342B1 (en) * | 2014-01-17 | 2017-02-14 | Altera Corporation | Via structure and method for its fabrication |
US20180130587A1 (en) * | 2016-11-08 | 2018-05-10 | Rohm Co., Ltd. | Electronic component |
US20180211870A1 (en) * | 2017-01-20 | 2018-07-26 | Tokyo Electron Limited | Interconnect structure and method of forming the same |
US20190067228A1 (en) * | 2017-08-22 | 2019-02-28 | Samsung Electronics Co., Ltd. | Semiconductor device |
US20200091078A1 (en) * | 2018-09-19 | 2020-03-19 | Kabushiki Kaisha Toshiba | Semiconductor device |
US10700025B2 (en) * | 2013-03-15 | 2020-06-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
EP3993027A3 (en) * | 2020-10-27 | 2022-08-24 | Samsung Electronics Co., Ltd. | Semiconductor packages |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7615476B2 (en) * | 2005-06-30 | 2009-11-10 | Intel Corporation | Electromigration-resistant and compliant wire interconnects, nano-sized solder compositions, systems made thereof, and methods of assembling soldered packages |
KR100664310B1 (en) * | 2005-07-13 | 2007-01-04 | 삼성전자주식회사 | Wafer level encapsulation chip and encapsulation chip manufacturing method |
CN100447997C (en) * | 2005-09-28 | 2008-12-31 | 王忠诚 | Electronic device |
US7820543B2 (en) * | 2007-05-29 | 2010-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced copper posts for wafer level chip scale packaging |
US8492263B2 (en) * | 2007-11-16 | 2013-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
US20170004978A1 (en) * | 2007-12-31 | 2017-01-05 | Intel Corporation | Methods of forming high density metal wiring for fine line and space packaging applications and structures formed thereby |
CN101266931B (en) * | 2008-04-28 | 2010-06-02 | 日月光半导体制造股份有限公司 | Method for making the device with deep depth ration plating pass hole |
TWI365517B (en) * | 2008-05-23 | 2012-06-01 | Unimicron Technology Corp | Circuit structure and manufactring method thereof |
JP4538764B2 (en) * | 2008-07-24 | 2010-09-08 | カシオ計算機株式会社 | Semiconductor device and manufacturing method thereof |
CN101882587B (en) * | 2009-05-04 | 2012-03-28 | 中芯国际集成电路制造(北京)有限公司 | Structure for achieving wire bonding and packaging and production method thereof |
US8679591B2 (en) * | 2009-11-17 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for reducing voids in a copper-tin interface and structure formed thereby |
US8299616B2 (en) * | 2010-01-29 | 2012-10-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | T-shaped post for semiconductor devices |
US8803319B2 (en) | 2010-02-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8318596B2 (en) * | 2010-02-11 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8241963B2 (en) | 2010-07-13 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessed pillar structure |
US9219016B2 (en) * | 2011-09-28 | 2015-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure design for 3DIC testing |
US9978656B2 (en) * | 2011-11-22 | 2018-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming fine-pitch copper bump structures |
CN102543924A (en) * | 2011-12-31 | 2012-07-04 | 桂林电子科技大学 | Chip-scale three-dimensional flexible encapsulation structure based on S-shaped copper wire |
CN102569231A (en) * | 2011-12-31 | 2012-07-11 | 桂林电子科技大学 | Chip-grade three-dimensional flexible packaging structure based on curled copper wiring |
CN102543925A (en) * | 2011-12-31 | 2012-07-04 | 桂林电子科技大学 | Chip-scale three-dimensional flexible encapsulation structure based on sawtooth-shaped copper wire |
US9230932B2 (en) | 2012-02-09 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US9515036B2 (en) | 2012-04-20 | 2016-12-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for solder connections |
US8772949B2 (en) * | 2012-11-07 | 2014-07-08 | International Business Machines Corporation | Enhanced capture pads for through semiconductor vias |
GB2525774A (en) * | 2013-02-28 | 2015-11-04 | Murata Manufacturing Co | Semiconductor device |
CN205508776U (en) | 2013-02-28 | 2016-08-24 | 株式会社村田制作所 | Semiconductor device |
WO2014132937A1 (en) | 2013-02-28 | 2014-09-04 | 株式会社村田製作所 | Esd protection device |
CN205104477U (en) | 2013-04-05 | 2016-03-23 | 株式会社村田制作所 | ESD protection device |
JP6437246B2 (en) | 2014-08-28 | 2018-12-12 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
CN105575825A (en) * | 2015-12-24 | 2016-05-11 | 合肥祖安投资合伙企业(有限合伙) | Chip packaging method and packaging assembly |
CN107768320A (en) * | 2016-08-18 | 2018-03-06 | 恒劲科技股份有限公司 | Electronic packing piece and its preparation method |
US10756037B2 (en) * | 2018-05-15 | 2020-08-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and fabricating method thereof |
FR3104315B1 (en) * | 2019-12-04 | 2021-12-17 | St Microelectronics Tours Sas | Electronic chip manufacturing process |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020027298A1 (en) * | 2000-09-06 | 2002-03-07 | Noriaki Sakamoto | Semiconductor device and method of manufacturing the same |
US6600234B2 (en) * | 1999-02-03 | 2003-07-29 | Casio Computer Co., Ltd. | Mounting structure having columnar electrodes and a sealing film |
US6690090B2 (en) * | 2001-01-26 | 2004-02-10 | Nec Electronics Corporation | Semiconductor device having reliable coupling with mounting substrate |
US6765299B2 (en) * | 2000-03-09 | 2004-07-20 | Oki Electric Industry Co., Ltd. | Semiconductor device and the method for manufacturing the same |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07135385A (en) | 1993-11-09 | 1995-05-23 | Fujikura Ltd | Formation of conductor circuit for fpc |
US6441487B2 (en) * | 1997-10-20 | 2002-08-27 | Flip Chip Technologies, L.L.C. | Chip scale package using large ductile solder balls |
JP3408172B2 (en) | 1998-12-10 | 2003-05-19 | 三洋電機株式会社 | Chip size package and manufacturing method thereof |
JP2000228423A (en) | 1999-02-05 | 2000-08-15 | Sanyo Electric Co Ltd | Semiconductor device and manufacture thereof |
JP3465617B2 (en) | 1999-02-15 | 2003-11-10 | カシオ計算機株式会社 | Semiconductor device |
JP3790063B2 (en) | 1999-03-08 | 2006-06-28 | 新光電気工業株式会社 | Multilayer wiring board, manufacturing method thereof, and semiconductor device |
KR100306842B1 (en) * | 1999-09-30 | 2001-11-02 | 윤종용 | Redistributed Wafer Level Chip Size Package Having Concave Pattern In Bump Pad And Method For Manufacturing The Same |
JP3298570B2 (en) | 1999-11-09 | 2002-07-02 | カシオ計算機株式会社 | Method for manufacturing semiconductor device |
JP2001144213A (en) | 1999-11-16 | 2001-05-25 | Hitachi Ltd | Method for manufacturing semiconductor device and semiconductor device |
JP3629178B2 (en) | 2000-02-21 | 2005-03-16 | Necエレクトロニクス株式会社 | Flip chip type semiconductor device and manufacturing method thereof |
KR20010105769A (en) * | 2000-05-18 | 2001-11-29 | 윤종용 | Wafer level chip scale package and manufacturing method thereof |
JP4394266B2 (en) | 2000-09-18 | 2010-01-06 | カシオ計算機株式会社 | Semiconductor device and manufacturing method of semiconductor device |
-
2003
- 2003-11-03 US US10/700,136 patent/US7285867B2/en not_active Expired - Fee Related
- 2003-11-07 TW TW092131167A patent/TWI235439B/en not_active IP Right Cessation
- 2003-11-07 KR KR1020030078524A patent/KR100595885B1/en not_active IP Right Cessation
- 2003-11-10 CN CNB200310103500XA patent/CN100375255C/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6600234B2 (en) * | 1999-02-03 | 2003-07-29 | Casio Computer Co., Ltd. | Mounting structure having columnar electrodes and a sealing film |
US6765299B2 (en) * | 2000-03-09 | 2004-07-20 | Oki Electric Industry Co., Ltd. | Semiconductor device and the method for manufacturing the same |
US20020027298A1 (en) * | 2000-09-06 | 2002-03-07 | Noriaki Sakamoto | Semiconductor device and method of manufacturing the same |
US6690090B2 (en) * | 2001-01-26 | 2004-02-10 | Nec Electronics Corporation | Semiconductor device having reliable coupling with mounting substrate |
Cited By (110)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8178435B2 (en) | 1998-12-21 | 2012-05-15 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20050230783A1 (en) * | 1998-12-21 | 2005-10-20 | Megic Corporation | High performance system-on-chip discrete components using post passivation process |
US20080042273A1 (en) * | 1998-12-21 | 2008-02-21 | Megica Corporation | High performance system-on-chip using post passivation process |
US20050170634A1 (en) * | 1998-12-21 | 2005-08-04 | Megic Corporation | High performance system-on-chip discrete components using post passivation process |
US20090184394A1 (en) * | 1998-12-21 | 2009-07-23 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20080042239A1 (en) * | 1998-12-21 | 2008-02-21 | Megica Corporation | High performance system-on-chip using post passivation process |
US8089155B2 (en) | 1998-12-21 | 2012-01-03 | Megica Corporation | High performance system-on-chip discrete components using post passivation process |
US20080042289A1 (en) * | 1998-12-21 | 2008-02-21 | Megica Corporation | High performance system-on-chip using post passivation process |
US20040245580A1 (en) * | 1998-12-21 | 2004-12-09 | Mou-Shiung Lin | [chip structure with a passive device and method for forming the same] |
US20080042238A1 (en) * | 1998-12-21 | 2008-02-21 | Megica Corporation | High performance system-on-chip using post passivation process |
US8129265B2 (en) | 1998-12-21 | 2012-03-06 | Megica Corporation | High performance system-on-chip discrete components using post passivation process |
US8421158B2 (en) | 1998-12-21 | 2013-04-16 | Megica Corporation | Chip structure with a passive device and method for forming the same |
US8487400B2 (en) | 1998-12-21 | 2013-07-16 | Megica Corporation | High performance system-on-chip using post passivation process |
US20080111243A1 (en) * | 1998-12-21 | 2008-05-15 | Megica Corporation | High performance system-on-chip using post passivation process |
US20080093745A1 (en) * | 1998-12-21 | 2008-04-24 | Megica Corporation | High performance system-on-chip using post passivation process |
US20080044977A1 (en) * | 1998-12-21 | 2008-02-21 | Megica Corporation | High performance system-on-chip using post passivation process |
US20080035972A1 (en) * | 1998-12-21 | 2008-02-14 | Megica Corporation | High performance system-on-chip using post passivation process |
US20110175195A1 (en) * | 2001-09-04 | 2011-07-21 | Megica Corporation | Method for making high-performance rf integrated circuits |
US8384508B2 (en) | 2001-09-04 | 2013-02-26 | Megica Corporation | Method for making high-performance RF integrated circuits |
US7973629B2 (en) | 2001-09-04 | 2011-07-05 | Megica Corporation | Method for making high-performance RF integrated circuits |
US8835221B2 (en) | 2001-12-31 | 2014-09-16 | Qualcomm Incorporated | Integrated chip package structure using ceramic substrate and method of manufacturing the same |
US8471361B2 (en) | 2001-12-31 | 2013-06-25 | Megica Corporation | Integrated chip package structure using organic substrate and method of manufacturing the same |
US7898058B2 (en) | 2001-12-31 | 2011-03-01 | Megica Corporation | Integrated chip package structure using organic substrate and method of manufacturing the same |
US9136246B2 (en) | 2001-12-31 | 2015-09-15 | Qualcomm Incorporated | Integrated chip package structure using silicon substrate and method of manufacturing the same |
US9030029B2 (en) | 2001-12-31 | 2015-05-12 | Qualcomm Incorporated | Chip package with die and substrate |
US8535976B2 (en) | 2001-12-31 | 2013-09-17 | Megica Corporation | Method for fabricating chip package with die and substrate |
US20040140556A1 (en) * | 2001-12-31 | 2004-07-22 | Mou-Shiung Lin | Integrated chip package structure using silicon substrate and method of manufacturing the same |
US20080265401A1 (en) * | 2001-12-31 | 2008-10-30 | Megica Corporation | Integrated chip package structure using organic substrate and method of manufacturing the same |
US20030205804A1 (en) * | 2001-12-31 | 2003-11-06 | Jin-Yuan Lee | Integrated chip package structure using ceramic substrate and method of manufacturing the same |
US8492870B2 (en) | 2002-01-19 | 2013-07-23 | Megica Corporation | Semiconductor package with interconnect layers |
US20070182521A1 (en) * | 2003-05-27 | 2007-08-09 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20080224326A1 (en) * | 2003-12-08 | 2008-09-18 | Megica Corporation | Chip structure with bumps and testing pads |
US7855461B2 (en) | 2003-12-08 | 2010-12-21 | Megica Corporation | Chip structure with bumps and testing pads |
US20060022351A1 (en) * | 2004-07-29 | 2006-02-02 | Hiroki Aisawa | Semiconductor device and method for manufacturing the same, package for LCD driver |
US8120181B2 (en) | 2004-09-09 | 2012-02-21 | Megica Corporation | Post passivation interconnection process and structures |
US20080128910A1 (en) * | 2004-09-09 | 2008-06-05 | Megica Corporation | Post Passivation Interconnection Process And Structures |
US20080290520A1 (en) * | 2004-09-09 | 2008-11-27 | Megica Corporation | Reliable metal bumps on top of I/O pads after removal of test probe marks |
US8008775B2 (en) | 2004-09-09 | 2011-08-30 | Megica Corporation | Post passivation interconnection structures |
US8018060B2 (en) | 2004-09-09 | 2011-09-13 | Megica Corporation | Post passivation interconnection process and structures |
US20060049525A1 (en) * | 2004-09-09 | 2006-03-09 | Megic Corporation | Post passivation interconnection process and structures |
JP2006100481A (en) * | 2004-09-29 | 2006-04-13 | Nec Electronics Corp | Semiconductor apparatus |
US20060071309A1 (en) * | 2004-09-29 | 2006-04-06 | Nec Electronics Corporation | Semiconductor device |
US7397126B2 (en) * | 2004-09-29 | 2008-07-08 | Nec Electronics Corporation | Semiconductor device |
US8384189B2 (en) | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
US20060220247A1 (en) * | 2005-04-04 | 2006-10-05 | Seiko Epson Corporation | Semiconductor device and manufacturing method therefor |
US7462937B2 (en) | 2005-04-04 | 2008-12-09 | Seiko Epson Corporation | Semiconductor device |
US8558383B2 (en) * | 2005-05-06 | 2013-10-15 | Megica Corporation | Post passivation structure for a semiconductor device and packaging process for same |
US20090057895A1 (en) * | 2005-05-06 | 2009-03-05 | Megica Corporation | Post passivation structure for a semiconductor device and packaging process for same |
US8362588B2 (en) | 2005-05-18 | 2013-01-29 | Megica Corporation | Semiconductor chip with coil element over passivation layer |
US20090104769A1 (en) * | 2005-05-18 | 2009-04-23 | Megica Corporation | Semiconductor chip with coil element over passivation layer |
US7985653B2 (en) | 2005-05-18 | 2011-07-26 | Megica Corporation | Semiconductor chip with coil element over passivation layer |
US20080202800A1 (en) * | 2005-06-16 | 2008-08-28 | Ming-Hong Kuo | Re-routing method and the circuit thereof |
US8884433B2 (en) * | 2005-06-24 | 2014-11-11 | Qualcomm Incorporated | Circuitry component and method for forming the same |
EP2421036A1 (en) * | 2005-06-24 | 2012-02-22 | Megica Corporation | Circuitry component and method for forming the same |
EP1737038A2 (en) * | 2005-06-24 | 2006-12-27 | Megica Corporation | Circuitry component and method for forming the same |
US7582556B2 (en) | 2005-06-24 | 2009-09-01 | Megica Corporation | Circuitry component and method for forming the same |
US20090309224A1 (en) * | 2005-06-24 | 2009-12-17 | Megica Corpporation | Circuitry component and method for forming the same |
US20060292851A1 (en) * | 2005-06-24 | 2006-12-28 | Mou-Shiung Lin | Circuitry component and method for forming the same |
EP1737038A3 (en) * | 2005-06-24 | 2008-08-20 | Megica Corporation | Circuitry component and method for forming the same |
EP1737037A3 (en) * | 2005-06-24 | 2008-08-20 | Megica Corporation | Circuitry component and method for forming the same |
US20070007651A1 (en) * | 2005-07-11 | 2007-01-11 | Seiko Epson Corporation | Semiconductor device |
US20100155944A1 (en) * | 2005-07-11 | 2010-06-24 | Seiko Epson Corporation | Semiconductor device |
US7705453B2 (en) | 2005-07-11 | 2010-04-27 | Seiko Epson Corporation | Semiconductor device |
US8138612B2 (en) | 2005-07-11 | 2012-03-20 | Seiko Epson Corporation | Semiconductor device |
US7960269B2 (en) | 2005-07-22 | 2011-06-14 | Megica Corporation | Method for forming a double embossing structure |
US20090065871A1 (en) * | 2005-09-23 | 2009-03-12 | Megica Corporation | Semiconductor chip and process for forming the same |
US7932172B2 (en) | 2005-09-23 | 2011-04-26 | Megica Corporation | Semiconductor chip and process for forming the same |
US8918186B2 (en) | 2006-02-21 | 2014-12-23 | Pixium Vision Sa | Device with flexible multilayer system for contacting or electrostimulation of living tissue cells or nerves |
US20090228085A1 (en) * | 2006-02-21 | 2009-09-10 | Imi Intelligent Medical Implants Ag | Device with flexible multilayer system for contacting or electrostimulation of living tissue cells or nerves |
US20070284755A1 (en) * | 2006-06-09 | 2007-12-13 | Fujitsu Limited | Semiconductor device, manufacturing method of the semiconductor device, and mounting method of the semiconductor device |
US7863745B2 (en) * | 2006-06-09 | 2011-01-04 | Fujitsu Semiconductor Limited | Semiconductor device, manufacturing method of the semiconductor device, and mounting method of the semiconductor device |
US20080012117A1 (en) * | 2006-07-11 | 2008-01-17 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same and semiconductor module and method of fabricating the same |
US7880289B2 (en) * | 2006-07-11 | 2011-02-01 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same and semiconductor module and method of fabricating the same |
US20100038742A1 (en) * | 2006-09-11 | 2010-02-18 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7919353B2 (en) * | 2006-09-11 | 2011-04-05 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8749021B2 (en) | 2006-12-26 | 2014-06-10 | Megit Acquisition Corp. | Voltage regulator integrated with semiconductor chip |
US20080150623A1 (en) * | 2006-12-26 | 2008-06-26 | Megica Corporation | Voltage Regulator Integrated with Semiconductor Chip |
US20080203569A1 (en) * | 2007-02-28 | 2008-08-28 | Casio Computer Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8089777B2 (en) * | 2007-03-09 | 2012-01-03 | Casio Computer Co., Ltd. | Semiconductor device having semiconductor structure bodies on upper and lower surfaces thereof, and method of manufacturing the same |
US20080280393A1 (en) * | 2007-05-09 | 2008-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for forming package structures |
US20080302562A1 (en) * | 2007-06-08 | 2008-12-11 | Smk Corporation | Printed circuit board |
US7863719B2 (en) * | 2007-06-29 | 2011-01-04 | Fujikura Ltd. | Wafer level chip scale package |
US20100295175A1 (en) * | 2007-06-29 | 2010-11-25 | Fujikura Ltd. | Wafer level chip scale package |
US20150179572A1 (en) * | 2009-03-13 | 2015-06-25 | Renesas Electronics Corporation | Semiconductor device for transmitting electrical signals between two circuits |
US9922926B2 (en) * | 2009-03-13 | 2018-03-20 | Renesas Electronics Corporation | Semiconductor device for transmitting electrical signals between two circuits |
US20100301459A1 (en) * | 2009-05-26 | 2010-12-02 | Renesas Technology Corp. | Method for manufacturing a semiconductor device and a semiconductor device |
KR101143473B1 (en) | 2010-05-06 | 2012-05-08 | (주) 이피웍스 | Wafer level LED interposer |
US8912660B2 (en) | 2010-08-18 | 2014-12-16 | Murata Manufacturing Co., Ltd. | ESD protection device |
US9084339B2 (en) * | 2012-04-26 | 2015-07-14 | Shinko Electric Industries Co., Ltd. | Wiring substrate and method of manufacturing the same |
US20130284499A1 (en) * | 2012-04-26 | 2013-10-31 | Shinko Electric Industries Co., Ltd. | Wiring substrate and method of manufacturing the same |
US10700025B2 (en) * | 2013-03-15 | 2020-06-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US11133274B2 (en) | 2013-03-15 | 2021-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US9570342B1 (en) * | 2014-01-17 | 2017-02-14 | Altera Corporation | Via structure and method for its fabrication |
US20160163632A1 (en) * | 2014-12-04 | 2016-06-09 | Siliconware Precision Industries Co., Ltd. | Packaging structure and method of fabricating the same |
US10403596B2 (en) | 2014-12-04 | 2019-09-03 | Siliconware Precision Indsutries Co., Ltd. | Method of fabricating packaging structure |
US20180130587A1 (en) * | 2016-11-08 | 2018-05-10 | Rohm Co., Ltd. | Electronic component |
US11094443B2 (en) * | 2016-11-08 | 2021-08-17 | Rohm Co., Ltd. | Electronic component |
US10923392B2 (en) | 2017-01-20 | 2021-02-16 | Tokyo Electron Limited | Interconnect structure and method of forming the same |
US10541174B2 (en) * | 2017-01-20 | 2020-01-21 | Tokyo Electron Limited | Interconnect structure and method of forming the same |
US20180211870A1 (en) * | 2017-01-20 | 2018-07-26 | Tokyo Electron Limited | Interconnect structure and method of forming the same |
TWI753993B (en) * | 2017-01-20 | 2022-02-01 | 日商東京威力科創股份有限公司 | Interconnect structure and method of forming the same |
US10833032B2 (en) * | 2017-08-22 | 2020-11-10 | Samsung Electronics Co., Ltd. | Semiconductor device |
KR20190021127A (en) * | 2017-08-22 | 2019-03-05 | 삼성전자주식회사 | A semiconductor device |
US20190067228A1 (en) * | 2017-08-22 | 2019-02-28 | Samsung Electronics Co., Ltd. | Semiconductor device |
KR102422460B1 (en) * | 2017-08-22 | 2022-07-19 | 삼성전자주식회사 | A semiconductor device |
US11469202B2 (en) * | 2017-08-22 | 2022-10-11 | Samsung Electronics Co., Ltd. | Semiconductor device |
US20200091078A1 (en) * | 2018-09-19 | 2020-03-19 | Kabushiki Kaisha Toshiba | Semiconductor device |
EP3993027A3 (en) * | 2020-10-27 | 2022-08-24 | Samsung Electronics Co., Ltd. | Semiconductor packages |
US11610785B2 (en) | 2020-10-27 | 2023-03-21 | Samsung Electronics Co., Ltd. | Semiconductor packages |
US11869775B2 (en) | 2020-10-27 | 2024-01-09 | Samsung Electronics Co., Ltd. | Semiconductor packages |
Also Published As
Publication number | Publication date |
---|---|
CN1499595A (en) | 2004-05-26 |
KR20040041045A (en) | 2004-05-13 |
TW200414382A (en) | 2004-08-01 |
KR100595885B1 (en) | 2006-06-30 |
TWI235439B (en) | 2005-07-01 |
US7285867B2 (en) | 2007-10-23 |
CN100375255C (en) | 2008-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7285867B2 (en) | Wiring structure on semiconductor substrate and method of fabricating the same | |
US11626393B2 (en) | Semiconductor package and method of fabricating the same | |
US7531890B2 (en) | Multi-chip package (MCP) with a conductive bar and method for manufacturing the same | |
KR101127516B1 (en) | Semiconductor apparatus and thereof manufacturing method | |
US20120211884A1 (en) | Wafer chip scale package connection scheme | |
US11289396B2 (en) | Sensing component encapsulated by an encapsulation layer with a roughness surface having a hollow region | |
US20020031880A1 (en) | Circuit probing contact pad formed on a bond pad in a flip chip package | |
US11735571B2 (en) | Semiconductor package including a redistribution structure | |
US11600564B2 (en) | Redistribution substrate, method of fabricating the same, and semiconductor package including the same | |
US6649507B1 (en) | Dual layer photoresist method for fabricating a mushroom bumping plating structure | |
US11862596B2 (en) | Semiconductor package | |
JP3945380B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2004349610A (en) | Semiconductor device and its manufacturing method | |
US11705341B2 (en) | Method of fabricating a semiconductor package having redistribution patterns including seed patterns and seed layers | |
JP4506767B2 (en) | Manufacturing method of semiconductor device | |
JP3915670B2 (en) | Semiconductor device and manufacturing method thereof | |
US7791196B2 (en) | Semiconductor device having a smaller electrostatic capacitance electrode | |
US20110084411A1 (en) | Semiconductor die | |
US20230109448A1 (en) | Semiconductor package and method of fabricating the same | |
JP2004172163A (en) | Semiconductor device and method of manufacturing the same | |
US20230069490A1 (en) | Semiconductor package | |
JP2005311007A (en) | Semiconductor device | |
JP2005064193A (en) | Semiconductor device and its manufacturing method | |
KR970003730B1 (en) | Semiconductor device and method for forming the same | |
KR20090096186A (en) | Wafer level package and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CASIO COMPUTER CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MATSUZAKI, TOMIO;ARAI, KAZUYOSHI;REEL/FRAME:014642/0687 Effective date: 20031023 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: TERAMIKROS, INC., JAPAN Free format text: CHANGE OF OWNERSHIP BY CORPORATE SEPARATION;ASSIGNOR:CASIO COMPUTER CO., LTD.;REEL/FRAME:027465/0812 Effective date: 20111212 |
|
AS | Assignment |
Owner name: TERAMIKROS, INC., JAPAN Free format text: CHANGE OF OWNERSHIP BY CORPORATE SEPARATION-TO CORRECT ASSIGNEE'S ADDRESS ON REEL 027465, FRAME 0812;ASSIGNOR:CASIO COMPUTER CO., LTD.;REEL/FRAME:027492/0449 Effective date: 20111212 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: AOI ELECTRONICS CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TERA PROBE, INC.;REEL/FRAME:041521/0001 Effective date: 20161128 Owner name: TERA PROBE, INC., JAPAN Free format text: MERGER;ASSIGNOR:TERAMIKROS, INC.;REEL/FRAME:041664/0471 Effective date: 20131009 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20191023 |