US20040113692A1 - Opamp with infinite open loop gain - Google Patents

Opamp with infinite open loop gain Download PDF

Info

Publication number
US20040113692A1
US20040113692A1 US10/320,815 US32081502A US2004113692A1 US 20040113692 A1 US20040113692 A1 US 20040113692A1 US 32081502 A US32081502 A US 32081502A US 2004113692 A1 US2004113692 A1 US 2004113692A1
Authority
US
United States
Prior art keywords
operational amplifier
current
circuit according
directional
amplifier circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/320,815
Other versions
US6750714B1 (en
Inventor
Harry McIntyre
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xerox Corp
Original Assignee
Xerox Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xerox Corp filed Critical Xerox Corp
Priority to US10/320,815 priority Critical patent/US6750714B1/en
Assigned to XEROX CORPORATION reassignment XEROX CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MCINTYRE, HARRY JONATHAN
Assigned to JPMORGAN CHASE BANK, AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: XEROX CORPORATION
Application granted granted Critical
Publication of US6750714B1 publication Critical patent/US6750714B1/en
Publication of US20040113692A1 publication Critical patent/US20040113692A1/en
Assigned to XEROX CORPORATION reassignment XEROX CORPORATION RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO JPMORGAN CHASE BANK
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45479Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45632Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45076Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45183Long tailed pairs
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/261Amplifier which being suitable for instrumentation applications
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45676Indexing scheme relating to differential amplifiers the LC comprising one cascode current mirror
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45684Indexing scheme relating to differential amplifiers the LC comprising one or more buffers or driving stages not being of the emitter respectively source follower type, between the output of the dif amp and the output stage

Definitions

  • the present invention relates to an operational amplifier circuit, and to means, which enables an operational amplifier to exhibit a nearly infinite open loop gain without bandwidth degradation.
  • Operational Amplifiers are used in many electronic applications requiring high sensitivity or accuracy such as instrumentation amplifiers and sensor or detection applications. For these applications, operational amplifier circuits are designed with high gain to provide high sensitivity or accuracy. Yet, as performance improvements in such electronics applications are desirable, so are improvements in the open loop gain of an operational amplifier are desirable.
  • an operational amplifier circuit with a bi-directional cascode current amplifier.
  • the bi-directional cascode current amplifier filters out the common-mode signal resulting in a nearly infinite open loop gain without bandwidth degradation.
  • FIG. 1 shows a diagram of a typical amplifier with a push/pull output section
  • FIG. 2 shows a diagram of an auto sensing directional current driver circuit
  • FIG. 3 shows a diagram of the circuit of FIG. 1 connected to the circuit of FIG. 2 resulting in an operational amplifier circuit in accordance with the present invention
  • FIG. 4 shows a graphical representation of the node voltages and branch currents of the sensing circuit versus current
  • FIG. 5 is an enlarged graphical representation of FIG. 4.
  • FIG. 6 is an enlarged graphical representation of FIG. 5.
  • FIG. 1 shows a diagram of a typical amplifying circuit with a push/pull output section for use in the present invention.
  • a typical push/pull operational amplifier has a gain defined by the following equation:
  • Avol ( gm 1 +gm 2) ⁇ R 1 ⁇ R 2;
  • (gm1+gm2) is the combined transconductance of the input source pair and R1 ⁇ R2 is the combined impedance at the output.
  • Gm1, gm2 are the transconductance of M 1 24 , M 2 22 , respectively.
  • R1 and R2 are the channel resistance of the transistors Mo 1 12 and Mo 2 26 , respecvtively with bias voltage 10 .
  • Voltage gain occurs by an input voltage Vin getting converted by gm1 and gm2 into currents 1 ⁇ 2lb+gmVdm 28 and 1 ⁇ 2lb-gmVdm 30 which are mirrored to Mo 1 12 and Mo 2 26 and drawn through the channel resistances R2 and R1, respectively.
  • Mo 2 26 For infinite gain to occur, Mo 2 26 must turn off if current from Mo 1 12 is flowing and Mo 1 12 must turn off if current from Mo 2 26 .
  • a typical amplifier does not do this because at the quiescient point, the common mode portion of these current, 1 ⁇ 2lb, is non-zero, so Mo 1 12 and Mo 2 26 are on.
  • the common-mode of the amplifier must be set such that the flow of current through Mo 1 12 and Mo 2 26 are mutually exclusive. Only one transistor may be on at any time. The other must be off to provide an infinity impedance. This occurs when the common mode signal is made zero.
  • FIG. 2 there is shown a diagram of an auto sensing directional current driver circuit which provides mutually exclusive differential currents. If Vout of the typical amplifier is connected to the current input node of the current driver circuit, current Iin either flows out of Ma 36 and Mb 34 to be mirrorred to Mo 1 ′ 32 or flows into Mc 38 and Md 42 to be mirrorred to Mo 2 ′ 44 .
  • Vb1 and Vb2 are chosen such that Vgs(Ma)+Vsg(Mc) is less than Vthn+Vthp, so current does not flow from Ma 36 to Mc 38 .
  • Vgs(Ma) can become greater than Vthn or Vsg(Mc) to become greater than Vthp.
  • Iin can flow in only one direction at a time, tin cannot flow into both Ma 36 and Mc 38 , but only one or the other. So the current becomes only differential current, as the common-mode current is filtered out.
  • an output section 60 without resistive input load is needed. Such circuits are common.
  • the output section buffers the output node of the sensing current from possible resistive loads connected to the amplifiers output.
  • the finished amplifier is in accordance with the present invention is shown in FIG. 3.
  • FIGS. 4 through 6 there is shown graphical representations of computer simulation results of the sensing circuit shown in FIG. 3.
  • FIG. 4 graphically illustrates the computer sources 70 into the V(in) node 54 the current “i in ” from ⁇ 10 uA to 10 uA. It repeats this ramp 11 ⁇ 's, one for each I(vio) nodal voltage of 0.0, 0.5, 1.0, 1.5 to 5.0V.
  • the node voltages V($1n28) 50 , V($1n25) 52 , V(in) 54 and branch currents I(viop) and I(vion) 72 as shown in FIG. 4 are monitored.
  • V($1n28) 50 indicates a non-zero Vsg for the PMOS current mirrors 48 .
  • V($1n25) 52 indicates a non-zero Vgs for the NMOS current mirror.
  • the output current I(vio) is the difference of the two currents, currents I(viop) and I(vion) which simulate as expected, ranging from 10 uA to 0 uA with no overlap or gap. Referring to FIG.
  • This new current amplifier acts as an auto-direction sensing current driver that makes R1 ⁇ R2 to be infinite (open circuit) at the quiescent point, so the gain equals infinity, except for the effects of parasitics.
  • the parasitic effects 80 can be seen in FIG. 6 were currents I(viop) and I(vion) are shown to have low levels of about 12 pA, within the range of source/drain reverse leakage currents.

Abstract

An operational amplifier circuit connected to a bi-directional cascode current amplifier is disclosed. The operational amplifier uses the bi-directional cascode current amplifier to filter out the common-mode signal resulting in a nearly infinite open loop gain without bandwidth degradation.

Description

  • The present invention relates to an operational amplifier circuit, and to means, which enables an operational amplifier to exhibit a nearly infinite open loop gain without bandwidth degradation. [0001]
  • Operational Amplifiers are used in many electronic applications requiring high sensitivity or accuracy such as instrumentation amplifiers and sensor or detection applications. For these applications, operational amplifier circuits are designed with high gain to provide high sensitivity or accuracy. Yet, as performance improvements in such electronics applications are desirable, so are improvements in the open loop gain of an operational amplifier are desirable. [0002]
  • SUMMARY OF THE INVENTION
  • In accordance with the present invention, there is disclosed an operational amplifier circuit with a bi-directional cascode current amplifier. The bi-directional cascode current amplifier filters out the common-mode signal resulting in a nearly infinite open loop gain without bandwidth degradation. [0003]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a diagram of a typical amplifier with a push/pull output section; [0004]
  • FIG. 2 shows a diagram of an auto sensing directional current driver circuit; [0005]
  • FIG. 3 shows a diagram of the circuit of FIG. 1 connected to the circuit of FIG. 2 resulting in an operational amplifier circuit in accordance with the present invention; [0006]
  • FIG. 4 shows a graphical representation of the node voltages and branch currents of the sensing circuit versus current; [0007]
  • FIG. 5 is an enlarged graphical representation of FIG. 4; and [0008]
  • FIG. 6 is an enlarged graphical representation of FIG. 5. [0009]
  • DETAILED DESCRIPTION OF THE DRAWINGS
  • Referring now to the drawings, FIG. 1 shows a diagram of a typical amplifying circuit with a push/pull output section for use in the present invention. A typical push/pull operational amplifier has a gain defined by the following equation: [0010]
  • Avol=(gm1+gm2)×R1∥R2;
  • where (gm1+gm2) is the combined transconductance of the input source pair and R1∥R2 is the combined impedance at the output. Gm1, gm2 are the transconductance of [0011] M1 24, M2 22, respectively. R1 and R2 are the channel resistance of the transistors Mo1 12 and Mo2 26, respecvtively with bias voltage 10. Voltage gain occurs by an input voltage Vin getting converted by gm1 and gm2 into currents ½lb+gmVdm 28 and ½lb-gmVdm 30 which are mirrored to Mo1 12 and Mo2 26 and drawn through the channel resistances R2 and R1, respectively.
  • For infinite gain to occur, [0012] Mo2 26 must turn off if current from Mo1 12 is flowing and Mo1 12 must turn off if current from Mo2 26. A typical amplifier does not do this because at the quiescient point, the common mode portion of these current, ½lb, is non-zero, so Mo1 12 and Mo2 26 are on. To get the desired operation, the common-mode of the amplifier must be set such that the flow of current through Mo1 12 and Mo2 26 are mutually exclusive. Only one transistor may be on at any time. The other must be off to provide an infinity impedance. This occurs when the common mode signal is made zero.
  • Referring to FIG. 2, there is shown a diagram of an auto sensing directional current driver circuit which provides mutually exclusive differential currents. If Vout of the typical amplifier is connected to the current input node of the current driver circuit, current Iin either flows out of [0013] Ma 36 and Mb 34 to be mirrorred to Mo132 or flows into Mc 38 and Md 42 to be mirrorred to Mo244. Vb1 and Vb2 are chosen such that Vgs(Ma)+Vsg(Mc) is less than Vthn+Vthp, so current does not flow from Ma 36 to Mc 38. Furthermore, only a non-zero Iin current can cause Vgs(Ma) to become greater than Vthn or Vsg(Mc) to become greater than Vthp. As Iin can flow in only one direction at a time, tin cannot flow into both Ma 36 and Mc 38, but only one or the other. So the current becomes only differential current, as the common-mode current is filtered out.
  • All that is needed is to attach the [0014] input 54 of the circuit of FIG. 2 into the output of the typical opamp in FIG. 1, as shown in FIG. 3. The output current of the sensor is either sinking or sourcing, without any overlap or gap between the sinking and sourcing currents. The currents are thus mutually exclusive and when one is flowing, it is being drawn through an off transistor, an infinite impedance, creating an infinite gain except for the possible effects of some parasitics.
  • To finish the infinite gain opamp, an [0015] output section 60 without resistive input load is needed. Such circuits are common. The output section buffers the output node of the sensing current from possible resistive loads connected to the amplifiers output. The finished amplifier is in accordance with the present invention is shown in FIG. 3.
  • Referring to FIGS. 4 through 6 there is shown graphical representations of computer simulation results of the sensing circuit shown in FIG. 3. FIG. 4 graphically illustrates the [0016] computer sources 70 into the V(in) node 54 the current “iin” from −10 uA to 10 uA. It repeats this ramp 11×'s, one for each I(vio) nodal voltage of 0.0, 0.5, 1.0, 1.5 to 5.0V. The node voltages V($1n28) 50, V($1n25) 52, V(in) 54 and branch currents I(viop) and I(vion) 72 as shown in FIG. 4 are monitored. For negative input currents, V($1n28) 50 indicates a non-zero Vsg for the PMOS current mirrors 48. Similarly, V($1n25) 52 indicates a non-zero Vgs for the NMOS current mirror. V(in)'s transition at Iin=0 is the circuit switching from one current mirror to the other. The output current I(vio) is the difference of the two currents, currents I(viop) and I(vion) which simulate as expected, ranging from 10 uA to 0 uA with no overlap or gap. Referring to FIG. 5, the graphical representation 75 zooms in on −1nA<Iin<1nA, and shows that there is no discontinuity of the voltage V(in) or the current I(vio)=I(viop) I(vion). Hence there is no “dead zone” despite the overlap of Vsg(Ma) an Vgs(Mc). This new current amplifier acts as an auto-direction sensing current driver that makes R1∥R2 to be infinite (open circuit) at the quiescent point, so the gain equals infinity, except for the effects of parasitics. The parasitic effects 80 can be seen in FIG. 6 were currents I(viop) and I(vion) are shown to have low levels of about 12 pA, within the range of source/drain reverse leakage currents.
  • It should be noted that numerous changes in details of construction and the combination and arrangement of elements may be resorted to without departing from the true spirit and scope of the invention as hereinafter claimed. [0017]

Claims (20)

What is claimed is:
1. An operational amplifier circuit comprising;
an operational amplifier connected to a bi-directional cascode current amplifier wherein said current amplifier filters out common mode signals resulting in nearly infinite open loop gain without bandwidth degradation.
2. The operational amplifier circuit according to claim 1 wherein said operational amplifier has a push/pull output section.
3. The operational amplifier circuit according to claim 1 wherein said bi-directional cascode current amplifier is an auto sensing directional current driver circuit which provides mutually exclusive differential currents.
4. The operational amplifier circuit according to claim 1 wherein said bi-directional cascode current amplifier turns on only one transistor at a time.
5. The operational amplifier circuit according to claim 1 wherein said bi-directional cascode current amplifier turns on one transistor while keeping another transistor off when the common mode signal is made zero.
6. The operational amplifier circuit according to claim 1 wherein a commonmode of said bi-directional cascode current amplifier must be set such that a flow of current through a first MOSFET and a second MOSFET are mutually exclusive.
7. The operational amplifier circuit according to claim 1 wherein said bi-directional cascode current amplifier is an auto sensing directional current driver circuit wherein an output current of the sensor is either sinking without any overlap or gap between the sinking and sourcing currents.
8. The operational amplifier circuit according to claim 1 wherein said bi-directional cascode current amplifier is an auto sensing directional current driver circuit wherein an output current of the sensor is sourcing, without any overlap or gap between the sinking and sourcing currents.
9. The operational amplifier circuit according to claim 1 wherein said bi-directional cascode current amplifier is connected to an output section without resistive input load.
10. An operational amplifier circuit comprising;
an operational amplifier connected an auto sensing directional current driver circuit for filtering out common mode signals resulting in nearly infinite open loop gain without bandwidth degradation.
11. The operational amplifier circuit according to claim 10 wherein said operational amplifier has a push/pull output section.
12. The operational amplifier circuit according to claim 10 wherein said auto sensing directional current driver circuit which provides mutually exclusive differential currents.
13. The operational amplifier circuit according to claim 10 wherein said auto sensing directional current driver circuit turns on only one transistor at a time.
14. The operational amplifier circuit according to claim 10 wherein said auto sensing directional current driver circuit turns on one transistor while keeping another transistor off when the common mode signal is made zero.
15. The operational amplifier circuit according to claim 10 wherein a commonmode of said auto sensing directional current driver circuit must be set such that a flow of current through a first MOSFET and a second MOSFET are mutually exclusive.
16. The operational amplifier circuit according to claim 10 wherein an output current of the sensor is either sinking without any overlap or gap between the sinking and sourcing currents.
17. The operational amplifier circuit according to claim 10 wherein an output current of the sensor is sourcing, without any overlap or gap between the sinking and sourcing currents.
18. An operational amplifier circuit comprising;
an operational amplifier connected an auto sensing directional current driver circuit which provides mutually exclusive differential currents for filtering out common mode signals resulting in nearly infinite open loop gain without bandwidth degradation.
19. The operational amplifier circuit according to claim 18 wherein said auto sensing directional current driver circuit turns on only one transistor at a time.
20. The operational amplifier circuit according to claim 19 wherein said auto sensing directional current driver circuit turns on one transistor while keeping another transistor off when the common mode signal is made zero.
US10/320,815 2002-12-16 2002-12-16 Opamp with infinite open loop gain Expired - Fee Related US6750714B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/320,815 US6750714B1 (en) 2002-12-16 2002-12-16 Opamp with infinite open loop gain

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/320,815 US6750714B1 (en) 2002-12-16 2002-12-16 Opamp with infinite open loop gain

Publications (2)

Publication Number Publication Date
US6750714B1 US6750714B1 (en) 2004-06-15
US20040113692A1 true US20040113692A1 (en) 2004-06-17

Family

ID=32392985

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/320,815 Expired - Fee Related US6750714B1 (en) 2002-12-16 2002-12-16 Opamp with infinite open loop gain

Country Status (1)

Country Link
US (1) US6750714B1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8289796B2 (en) * 2010-01-26 2012-10-16 Micron Technology, Inc. Sense amplifier having loop gain control
US8705304B2 (en) 2010-03-26 2014-04-22 Micron Technology, Inc. Current mode sense amplifier with passive load
US8283950B2 (en) 2010-08-11 2012-10-09 Micron Technology, Inc. Delay lines, amplifier systems, transconductance compensating systems and methods of compensating
US8810281B2 (en) 2011-07-26 2014-08-19 Micron Technology, Inc. Sense amplifiers including bias circuits

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5146179A (en) * 1991-11-29 1992-09-08 Carnegie Mellon University Fully differential operational amplifier having frequency dependent impedance division
US6018267A (en) * 1998-03-10 2000-01-25 Information Storage Devices, Inc. High output swing operational amplifier using low voltage devices
US6028479A (en) * 1998-01-07 2000-02-22 Plato Labs, Inc. Low voltage transmission line driver

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5146179A (en) * 1991-11-29 1992-09-08 Carnegie Mellon University Fully differential operational amplifier having frequency dependent impedance division
US6028479A (en) * 1998-01-07 2000-02-22 Plato Labs, Inc. Low voltage transmission line driver
US6018267A (en) * 1998-03-10 2000-01-25 Information Storage Devices, Inc. High output swing operational amplifier using low voltage devices

Also Published As

Publication number Publication date
US6750714B1 (en) 2004-06-15

Similar Documents

Publication Publication Date Title
US7768351B2 (en) Variable gain current input amplifier and method
US6437645B1 (en) Slew rate boost circuitry and method
US7576610B2 (en) Operational amplifier of class AB
US6429700B1 (en) Driver circuit with output common mode voltage control
US7514966B2 (en) Fast, low offset ground sensing comparator
US6359510B1 (en) Amplifier circuit
US7411451B2 (en) Class AB folded cascode stage and method for low noise, low power, low-offset operational amplifier
US7250819B2 (en) Input tracking current mirror for a differential amplifier system
US8390379B2 (en) Amplifier input stage and slew boost circuit
US7239204B2 (en) Current shunt instrumentation amplifier with extended bipolar input common mode range
US20060261884A1 (en) Amplifier switching control circuit and method for current shunt instrumentation amplifier having extended position and negative input common mode range
JPH0360209A (en) Amplifier circuit and semiconductor integrated circuit including the same
JPH02206210A (en) Source driving type differential amplifier by common base method
CN103580628B (en) Instrumentation amplifier based on multi output trsanscondutance amplifier
JP2001185964A (en) Current mirror circuit and operational amplifier
US4912427A (en) Power supply noise rejection technique for amplifiers
US7532045B1 (en) Low-complexity active transconductance circuit
US7859339B2 (en) Differential amplification circuit
US6750714B1 (en) Opamp with infinite open loop gain
US6731165B1 (en) Electronic amplifier
US20060044068A1 (en) Bipolar differential to single ended transfer circuit with gain boost
US20040160245A1 (en) Linear low noise transconductance cell
US20230118374A1 (en) Amplifier with low component count and accurate gain
US6373338B1 (en) Differential current mirror system and methods
US6366169B1 (en) Fast rail-to-rail class AB output stage having stable output bias current and linear performance

Legal Events

Date Code Title Description
AS Assignment

Owner name: XEROX CORPORATION, CONNECTICUT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MCINTYRE, HARRY JONATHAN;REEL/FRAME:013597/0600

Effective date: 20021213

AS Assignment

Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, TEXAS

Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:015134/0476

Effective date: 20030625

Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT,TEXAS

Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:015134/0476

Effective date: 20030625

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20160615

AS Assignment

Owner name: XEROX CORPORATION, CONNECTICUT

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO JPMORGAN CHASE BANK;REEL/FRAME:066728/0193

Effective date: 20220822