US20040150096A1 - Capping coating for 3D integration applications - Google Patents

Capping coating for 3D integration applications Download PDF

Info

Publication number
US20040150096A1
US20040150096A1 US10/645,047 US64504703A US2004150096A1 US 20040150096 A1 US20040150096 A1 US 20040150096A1 US 64504703 A US64504703 A US 64504703A US 2004150096 A1 US2004150096 A1 US 2004150096A1
Authority
US
United States
Prior art keywords
layer
substrate
structure according
capping
coating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/645,047
Inventor
Sampath Purushothaman
Anna Topol
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US10/645,047 priority Critical patent/US20040150096A1/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PURUSHOTHAMAN, SAMPATH, Topol, Anna W.
Publication of US20040150096A1 publication Critical patent/US20040150096A1/en
Priority to US12/192,367 priority patent/US8778736B2/en
Priority to US13/607,744 priority patent/US8912050B2/en
Priority to US14/494,946 priority patent/US9218956B2/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02266—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3164—Partial encapsulation or coating the coating being a foil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]

Definitions

  • the present invention relates to the integration of circuit components into a 3 D structure using a wafer-level layer transfer process based on the incorporation of capping bi-layers for reliable connection of integrated circuits, components, and other semiconductor components.
  • 3 D integration and packaging techniques have been examined.
  • the main considerations behind the use of 3 D integration are: 1) minimization of the wire length, 2) incorporation of new back-end-of-the-line (BEOL) processes that are currently limited by conventional planar technology, and 3) implementation of related design flexibility. Items 1-3 mentioned above would allow significantly reduced interconnect delay as well as a complex system integration to increase both performance and functionality.
  • wafer level bonding can be achieved via an assembly approach.
  • layers are transferred one by one, on top of each other, and attached by a bonding process.
  • the prior art layer transfer process is realized using carrier wafers, most often a glass substrate.
  • the glass substrate is attached to the structure by an adhesive bonding process and released after the layer transfer is completed.
  • One of the methods to release glass is based on laser ablation, which entails irradiating the glass/adhesive interface through the back surface of the glass substrate.
  • polyimide materials are typically used as a sacrificial adhesive layer in prior art 3 D integration schemes. The polyimide sacrificial adhesive layers are deposited on top of the layer that will be subsequently transferred.
  • the deposited energy is contained within a shallow (submicron) surface layer for an approximate 50 ns duration of the excimer laser pulse due to the polyimides strong absorption properties of ultraviolet laser radiation and poor thermal conductivity.
  • the absorbed energy density exceeds a certain threshold value, a surface layer having a thickness of less than 1 ⁇ m is photo-ablated and the laser separation of the glass carrier substrate is realized.
  • the laser ablation process using polyimides has been reported and a comprehensive summary has been provided by Srinivasan, et al., “Ultraviolet Laser Ablation of Organic Polymers”, Chem. Rev. 990, 1303-1316 (1989).
  • the assembly approach in which laser ablation is used is only one of the examples in which the polyimide material is used in a 3 D integration scheme.
  • the polyimide layer is deposited on an already processed and tested device layer terminated with at least one Cu-based wiring layer.
  • a polyamic acid (PAA) solution which is the precursor for the formation of polyimide films, is spin applied to the Cu surface and subsequently cured at a temperature between 350′-400° C.
  • Cu reacts with the polyamic acid during the curing step to form salts which diffuse into the polyimide layer to form copper oxide precipitates.
  • any Cu passivation metal should be chemically inert and insoluble in PAA; and the passivation metal should be a good diffusion barrier against Cu outdiffusion at temperatures less than 100° C. when the solvent NMP is present (above this temperature the Cu transports into the polyimide via solid-state-diffusion). Moreover, the passivation metal should not diffuse into Cu to cause resistivity increase.
  • the concern about metal capping layers is based on compatibility of these materials with various heterogeneous structures involved in future 3 D integration schemes.
  • the capping could be introduced as a continuous layer across the whole wafer. In this case, after the layer transfer and ablation of the glass substrate is completed, this layer would be exposed to the removal of the polyimide (the removal step is not present in the aforementioned packaging applications).
  • Wet and dry methods have been used to remove polyimides, but oxygen-plasma based removal has been proven most effective, and it is also is a well understood process.
  • the metal capping in the form of a selective cap, such as electroless Co on the top of Cu structures, could be implemented in a 3 D integration scheme.
  • application of such a cap will be limited, as 3 D structures may implement various heterogeneous materials and their compatibility with Co, or other relevant selective metal caps would have to be established.
  • the organic copper-capping technology for the Cu-polyimide system was also developed for thin film packaging. It has been shown that a thin organic coating, such as poly(arylene ether benzimidazole) (PAEBI), silane-modified polyvinylimidazole, or polybenzimidazole, can be applied directly to a wiring layer for enhancing adhesion to both the copper wiring and the polymer dielectric surface. These materials provide 100% protection for copper wiring, eliminating the need for metal capping, but at the expense of adding a thermal treatment step prior to the coating of the polyimide. This is described, for example, in Lee, et al., “Adhesion of poly (arylene ether benzimidazole) to copper and polyimides”, J.
  • 3-aminopropyl-trimethoxy silane (usually a few monolayers) is not stable in the plasma-environment, and hence it cannot serve as an oxygen-diffusion barrier. Therefore, its use as a capping layer in the 3 D integration applications is limited to schemes when no oxygen-plasma processes are involved.
  • 3-aminopropyl-trimethoxy silane such as its ability to promote interfacial strength in both polyimide/silicon dioxide and silicon/silicon nitride laminates, make this system a great candidate in the scheme for capping layer discussed below.
  • the present invention relates to the three-dimensional integration of semiconductor elements, such as devices and interconnections, using a novel layer transfer process. Moreover, the present invention overcomes the difficulties associated with the integration of various materials and devices through the use of a passivation capping coating to protect the underlying metal-based semiconductor elements.
  • the inventive process provides a wafer-level layer transfer that is compatible with CMOS technology and enables integration of various active, passive and interconnecting circuit elements.
  • the present invention provides a structure for interconnecting semiconductor components comprising:
  • a layered substrate including, for example, semiconductor components, for transferring;
  • each layer of said coating provides adhesion and protection
  • the inventive structure can be used for interconnecting various semiconductor components including, for example, semiconductor devices, semiconductor circuits, thin film layers, passive and/or active elements, interconnect elements, memory elements, micro-electro-mechanical elements, optical elements, optoelectronic elements, and photonic elements.
  • the present invention also provides a method for fabricating the same. Specifically, and in broad terms, the method of the present invention comprises the steps of:
  • the bilayer capping coating of the present invention is formed by depositing at least two consecutive layers, hence creating a bi-layer protecting the substrate to be transferred from negative effects of attachment and the later removal of the carrier assembly.
  • the present invention also provides a method for wafer-level transfer that comprises the steps of:
  • FIG. 1 is a schematic representation of a prior art structure including a single-layer capping coating.
  • FIG. 2 is a schematic representation of a structure of the present invention including a bi-layer capping coating.
  • the present invention relates to a method for manufacturing 3 D integrated structures based on an assembly approach in which a layer-to-be transferred is coated with a bi-layer capping stack, a polyimide layer, and an adhesive layer. That structure is then bonded to a glass carrier-wafer and upon removal of the bulk silicon, it is transferred to a new circuit, and attached to this new circuit using bonding techniques such as, for example, adhesive bonding. In the subsequent step, the glass layer is released (for example, by laser ablation), and the residual polyimide layer is removed by plasma ashing using oxygen.
  • the aforementioned protecting capping stack is comprised of two layers including a first layer of silicon nitride and a second layer of an amino silane deposited over the whole area of the wafer.
  • a bi-layer cap provides not only protection from both Cu and oxygen diffusion, but it presents a SiCMOS-compatible and reliable solution for use in the 3 D applications where Cu-polyimide layers are present.
  • the thickness of the first and second layers of the inventive bi-layer capping coating may vary depending on the conditions used for depositing each of the layers.
  • the SiN layer has a thickness of from about 100 to about 1000 nm
  • the amino silane has a thickness of a few monolayers. Other thickness besides the ranges mentioned herein are also contemplated herein
  • amino silane is used in the present invention to denote a compound that has the formula:
  • R 1 , R 2 , R 3 , R 5 , and R 6 can be hydrogen or an organic radical such as, for example, a lower alkyl radical containing from 1 to about 6 carbon atoms, an acyl radical containing 1 to 6 carbon atoms, or an allyl, alkenyl or alkynyl radical containing 2 to 6 carbon atoms and R 4 can be an organic radical such as, for example, a lower alkyl containing from 1 to about 6 carbon atoms or an aromatic system such as, for example, phenyl or benzyl derivative.
  • an organic radical such as, for example, a lower alkyl radical containing from 1 to about 6 carbon atoms, an acyl radical containing 1 to 6 carbon atoms, or an allyl, alkenyl or alkynyl radical containing 2 to 6 carbon atoms
  • R 4 can be an organic radical such as, for example, a lower alkyl containing from 1 to about 6 carbon atoms or an aromatic system such as,
  • the first layer of inventive bi-layer capping coating is a silicon nitride layer.
  • the process of depositing silicon nitride is well known.
  • Illustrative methods that can be used in the present invention to deposit the silicon nitride layer of the bi-layer capping coating include, for example, spin-coating, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), chemical solution deposition, atomic layer deposition, evaporation, physical vapor deposition (PVP), and other like deposition processes.
  • the silicon nitride layer of the bi-layer capping coating of the present invention exhibits good adhesion properties to materials used in the back-end-of the-line (BEOL) processing, namely conductive materials such as Cu, and dielectric films including, for example, silicon dioxide, oxide films containing phosphorus or boron, such as phosphorus doped silicate glass (PSG), boron doped silicate glass (BSG), and boron-phosphorus doped silicate glass (BPSG), a silicon oxynitride, nitrides, and other low-k organic and non-organic films.
  • silicon nitride allows for good chemical mechanical polishing (CMP) process selectivity to the aforementioned materials. Therefore, in Cu-dual damascene structures, it is used as a CMP hard mask.
  • silicon nitride can be deposited over the surface of the to-be-transferred layer (with Cu patterned structure) followed by the amino silane deposition (formation of the bi-layer cap). Subsequently, the layer transfer steps are implemented (deposition of polyimide adhesives, attachment of glass, removal of the bulk silicon, bonding to a new substrate, release of glass carrier, strip of polyimide).
  • the silicon nitride serves as a Cu protection layer, preventing Cu oxidation.
  • the silicon nitride layer can be easily removed by well-known wet or dry etching processes, or simply (and preferably) by a CMP process. In such a scheme, silicon nitride would serve as a sacrificial layer.
  • the silicon nitride layer can be left on as a constituent of the structure, and it can be, for example, used as a passivation layer or as an etch stop layer to add additional wiring layers.
  • the bi-layer capping layer is proposed for CMOS-compatible processes related to 3 D integration applications, hence it is expected that the thermal budget will not exceed 400° C.
  • the thermal stability of silicon nitride has been well documented for such applications.
  • thermal stability of the amino silane/polyimide system depends on the processing ambient. The degradation under nitrogen is minimal at 400° C. (16 hours), but air enriched nitrogen probably causes oxidation and decomposition of unreacted surface amino silane.
  • the application of present invention is related to polyimide materials which have to be cured in an oxygen-free ambient. Hence, without any added restrictions the stability of the amino silane-polyimide interface is insured. All of the above information leads to the conclusion that silicon nitride/amino silane system is an excellent capping bi-layer for 3 D integration applications when Cu-polyimide interfaces are involved.
  • FIG. 1 The prior art structure of the assembly approach technique used in 3 D integration applications is shown in FIG. 1.
  • the structure consists of: a layered structure-to-be transferred 100 , which includes bulk silicon 101 and device layer 102 terminated by the Cu patterned wiring level 103 ; capping layer 200 ; sacrificial polyimide layer 300 ; adhesion layer 400 ; and glass carrier 500 .
  • an amino silane such as 3-aminopropyl-trimethoxy silane, is used as the capping layer 200 .
  • Amino silanes serve as adhesion promoters for patterned Si BEOL structures enabling increased strength in the Cu-polyimide and dielectric-polyimide interfaces.
  • amino silanes serve as Cu diffusion barriers, limiting the creation of Cu-containing precipitates in the polyimide.
  • the amino silane reduces simply to a layer of silicon oxide and electrical evaluation of the layer transfer process using this scheme showed increased Cu wire resistivity.
  • Cu surface degraded during the oxygen-plasma removal of the polyimide, caused by oxidation was not prevented by the silicon oxide layer resulting from the oxidized amino silane.
  • the present invention is based on a bi-layer approach, i.e., the previous single capping layer 200 in this scheme is substituted by a capping layer 200 ′ which is comprised of two films: silicon nitride 201 ′ underneath the amino silane layer 202 ′.
  • the schematic diagram of the inventive structure is shown, for example, in FIG. 2.
  • the combined properties of the silicon nitride 201 ′ (oxygen diffusion barrier layer with good adhesion properties to BEOL materials), and amino silane layer 202 ′ (adhesion promoter to polyimide) provides superior capping layer characteristics.
  • reference numeral 100 denotes a layered substrate to be transferred.
  • the layered substrate 100 includes a semiconductor substrate 100 , device layer 102 which can be terminated with a layer 103 that comprises at least one metallic element such as Ti, Ta, Zr, Hf, silicides, nitrides and conducting siliconnitrides of the aforementioned elemental metals; Cu, W, Al, composites of these metals with glass; and any combination thereof.
  • layer 103 comprises Cu.
  • the metallic element of layer 103 may be patterned, i.e., a patterned wiring level, or a blanket layer.
  • portions of layer 103 may be comprised of an insulating material including oxides, nitrides, oxynitrides, polymeric dielectrics and inorganic dielectrics.
  • the insulating material may be porous or non-porous.
  • the layered substrate 100 is fabricated using any well-known semiconductor processing technique.
  • the semiconductor substrate 101 may be a bulk semiconductor including, for example, Si, SiGe, SiC, SiGeC, GaAs, InP, InAs and other III-V compound semiconductors, II-V compound semiconductors, or layered semiconductors such as silicon-on-insulators (SOI), SiC-on-insulator (SiCOI) or silicon germanium-on-insulators (SGOI).
  • SOI silicon-on-insulators
  • SiCOI SiC-on-insulator
  • SGOI silicon germanium-on-insulators
  • FIG. 2 also shows an example of a carrier assembly that can be employed in the present invention.
  • the carrier assembly may include a carrier wafer 500 , adhesion layer 400 and intermediate layer 300 .
  • the carrier assembly is fabricated using techniques that are well-known in the art.
  • the carrier assembly can be formed by applying an adhesive coating atop a carrier wafer using a conventional deposition process such as spin-on coating, PECVD, CVD or physical vapor deposition (PVP).
  • the intermediate layer is then applied by using one of the above mentioned deposition processes.
  • the carrier assembly comprises glass and an intermediate layer of a polyimide.
  • Carrier wafer 500 may be comprised of a semiconductor including any group III-V or II-V semiconductor, SOI, SGOI, alumina, ceramics and the like.
  • Intermediate layer 300 of the carrier assembly is any polyimide material, which is typically used as an adhesive coating in such a structure.
  • polyimide materials that can be employed in the present invention include polyamic acid (PAA)-based polyimides, polyimic ester-based polyimides and pre-imidized polyimides.
  • Adhesion layer 400 includes coupling agents such as amino silanes. Adhesion layer 400 serves to bond the carrier wafer 500 to the intermediate layer 300 .
  • the wafer-level layer transfer method of the present invention includes first providing a layer to be transferred on a semiconductor substrate using well known CMOS process steps.
  • the first layer of the inventive capping coating e.g., silicon nitride, which provides good adhesion and protection from oxidation for the layer to be transferred is then formed using a conventional deposition process such as spin on coating, PECVD, CVD or PVP.
  • the second layer of the inventive capping coating i.e., the amino silane, which serves as an additional diffusion barrier and provides adhesion to the carrier assembly is applied to the first layer using spin on coating, PECVD, CVD or PVP.
  • the carrier assembly comprising the intermediate layer attached to a carrier wafer by means of suitable adhesive is then adhered to the second layer.
  • the semiconductor substrate is removed such that the layer to be transferred is attached to the carrier assembly thus achieving layer transfer.
  • the removal may be achieved by laser ablation or etching.
  • the method of the present invention may further comprise the steps of joining an exposed surface of the transferred layer to a top surface of a receiver substrate, and removing the carrier assembly to achieve further transfer of the transferred layer from the carrier assembly to the receiver substrate.
  • the semiconductor and receiver substrates contain semiconductor components and the carrier assembly is used to enable the layer transfer of the semiconductor components from semiconductor substrate onto semiconductor components from the receiver substrate.
  • the focus of this invention is on ability to integrate multifunctional 3 D structures with active and passive components by coating their interconnecting elements with passivation layer to protect them from degradation during the layer transfer process.
  • the concepts disclosed in the present invention can be used to add functionality to the 3 D ICs without deviating from the spirit of the invention.
  • the methods can be applied to future optoelectronic device structures.
  • the type of the material to create the layers can be replaced by other materials such as II-VI and 111 -V materials, (example: gallium arsenide or indium phosphide) and organic materials, and should be selected according to the specific application however similar bi-layer passivation can be used to preserve electrical and mechanical stability of the semiconductor elements.
  • the functional bi-layer can be an integral part of an optoelectronic structure, including future 3-dimensional circuit stacks, allowing for integration of complex multifunctional and mixed-technology systems or elements on a single wafer.

Abstract

A structure for a semiconductor component is provided having a bi-layer capping coating integrated and built on supporting layer to be transferred. The bi-layer capping protects the layer to be transferred from possible degradation resulting from the attachment and removal processes of the carrier assembly used for layer transfer. A wafer-level layer transfer process using this structure is enabled to create three-dimensional integrated circuits.

Description

    RELATED APPLICATIONS
  • This application claims benefit of U.S. Provisional Application 60/444, 502, filed Feb. 3, 2003, entitled “Silicon Nitride/A110 Capping Bi-Layer in Copper-Polyimide Systems for 3 D Integration Applications”.[0001]
    • FIELD OF THE INVENTION
  • The present invention relates to the integration of circuit components into a 3 D structure using a wafer-level layer transfer process based on the incorporation of capping bi-layers for reliable connection of integrated circuits, components, and other semiconductor components. [0002]
    • BACKGROUND OF THE INVENTION AND DESCRIPTION OF THE PRIOR ART
  • In recent years, a variety of three-dimensional (3 D) integration and packaging techniques have been examined. The main considerations behind the use of 3 D integration are: 1) minimization of the wire length, 2) incorporation of new back-end-of-the-line (BEOL) processes that are currently limited by conventional planar technology, and 3) implementation of related design flexibility. Items 1-3 mentioned above would allow significantly reduced interconnect delay as well as a complex system integration to increase both performance and functionality. [0003]
  • Approaches to 3 D integration at either the chip or wafer level have been described in the prior art. For example, wafer level bonding can be achieved via an assembly approach. In such a method, layers are transferred one by one, on top of each other, and attached by a bonding process. The prior art layer transfer process is realized using carrier wafers, most often a glass substrate. [0004]
  • In such a scheme, the glass substrate is attached to the structure by an adhesive bonding process and released after the layer transfer is completed. One of the methods to release glass is based on laser ablation, which entails irradiating the glass/adhesive interface through the back surface of the glass substrate. In order to accomplish the ablation process, polyimide materials are typically used as a sacrificial adhesive layer in prior art 3 D integration schemes. The polyimide sacrificial adhesive layers are deposited on top of the layer that will be subsequently transferred. During ablation, the deposited energy is contained within a shallow (submicron) surface layer for an approximate 50 ns duration of the excimer laser pulse due to the polyimides strong absorption properties of ultraviolet laser radiation and poor thermal conductivity. When the absorbed energy density exceeds a certain threshold value, a surface layer having a thickness of less than 1 μm is photo-ablated and the laser separation of the glass carrier substrate is realized. The laser ablation process using polyimides has been reported and a comprehensive summary has been provided by Srinivasan, et al., “Ultraviolet Laser Ablation of Organic Polymers”, Chem. Rev. 990, 1303-1316 (1989). [0005]
  • The assembly approach in which laser ablation is used is only one of the examples in which the polyimide material is used in a 3 D integration scheme. In general, in 3 D structures, the polyimide layer is deposited on an already processed and tested device layer terminated with at least one Cu-based wiring layer. When a polyamic acid (PAA) solution, which is the precursor for the formation of polyimide films, is spin applied to the Cu surface and subsequently cured at a temperature between 350′-400° C., Cu reacts with the polyamic acid during the curing step to form salts which diffuse into the polyimide layer to form copper oxide precipitates. This is disclosed, for example, in Kim, et al., “Adhesion and Interface Investigation of Polyimides on Metals”, J. Adhesion Sci. Technol., Vol. 2, No. 2, pp. 95-105 (1988). As demonstrated by Kowalczyk, et al., “Polyimide in Copper: The Role of Solvent in the Formation of Copper Precipitates”, Appl. Phys. Lett., Vol. 52, No. 5, pp. 375-376, (1988), the polyimide precursor solvent, n-methyl pyrrolidone (NMP), provides mobility for the aggregation of Cu precipitates. [0006]
  • This situation is worsened when photosensitive polyimides are used since reacted Cu leaves a residue upon development, which is very difficult to clean; see, in this regard, Perfecto, et al. “Evaluation of Cu Capping Alternatives for Polyimide-Cu MCM-D”, ECT. '01 (2001). In the case of a preimidized polyimide, Cu diffusion has been observed and documented in U.S. Pat. No. 5,081,005. Over the years, the copper-polyimide interface has been well studied. Copper-polyimide technology has been successfully used in the form of multi-level thin film structures for over two decades now. It has been primarily developed for use in the cost/performance SCM's and high end MCM's applications; see, for example, Prasad, et al., “Multilevel Thin Film Applications and Processes for High and Systems”, IEEE Transactions and Components, Packaging, and Manufacturing Technology-Part B, Vol. 17, No. 1, pp. 38-49 (1994). [0007]
  • In these applications, to prevent copper diffusion into the polyimide, various metal capping layers have been used. Illustrative examples of prior art polyimide capping layers include, for example, Cr, Pt, Pd, Ti, Co (P), and chromate treatment; see, in this regard Matienzo, et al., “Adhesion of Metal to Polyimides, in Polyimides: fundamentals and applications”, K. K. Ghosh and K. L. Mittal Eds., Marcel Dekker, NY, N. Y. (1996); Shih, et al., “Cu passivation: a method of inhibiting copper-polyamic acid interactions”, Appl. Phys. Lett., Vol. 59, No. 12, pp. 1424-1426 (1991); Ohuchi, et al., “Summary Abstract: Ti as a diffusion barrier between Cu and polyimide”, J. Vac. Sci. Technol. A, Vol. 6, No. 3, pp. 1004-1006 (1988); O'Sullivan, et al., “Electrolessly deposited diffusion barriers for microelectronics”, IBM J. Res. Develop., Vol. 42, No. 5, pp. 607-619 (1998). [0008]
  • Also, baseline requirements for a capping layer in the Cu-polyimide system used for various packaging structures have been established. Namely, any Cu passivation metal should be chemically inert and insoluble in PAA; and the passivation metal should be a good diffusion barrier against Cu outdiffusion at temperatures less than 100° C. when the solvent NMP is present (above this temperature the Cu transports into the polyimide via solid-state-diffusion). Moreover, the passivation metal should not diffuse into Cu to cause resistivity increase. [0009]
  • In addition to copper diffusion barrier properties, metal caps were found to enhance adhesion between Cu and a polyimide. The shortcoming of this Cu/metal cap/polyimide is based on the processing limitation, for example, when the metal wiring is defined by the subtractive etching of a Cr/Cu/Cr sputtered film, Cr protection only occurs on the top of the wiring. Similar problems take place when a metal is deposited by a lift-off process. Hence, this solution has been limited to pattern electroplated films, where Co or chromate treatments have been shown to successfully encapsulate the Cu wiring. [0010]
  • However, in case of 3 D integration applications, the concern about metal capping layers is based on compatibility of these materials with various heterogeneous structures involved in future 3 D integration schemes. The capping could be introduced as a continuous layer across the whole wafer. In this case, after the layer transfer and ablation of the glass substrate is completed, this layer would be exposed to the removal of the polyimide (the removal step is not present in the aforementioned packaging applications). Wet and dry methods have been used to remove polyimides, but oxygen-plasma based removal has been proven most effective, and it is also is a well understood process. [0011]
  • Therefore, in case of 3 D structures, requirement of good Cu-diffusion barrier (specially against activated oxygen in a plasma etching environment) is additionally mandated of the capping layer. Since titanium is prone to oxidation in an oxygen-plasma, it cannot be considered as a candidate for a capping layer. Even if other capping metal candidates are stable in the oxygen-plasma environment, once the polyimide stripping process has been completed, the additional step of removing the sacrificial capping layer would have to be implemented in order to provide electrical separation between Cu wires. This removal process needs to be CMOS compatible, and preserve the structural, mechanical and electrical stability of the underlying patterned structures. Selective etching of such capping metals without degrading (etching or damaging) the underlying copper wires makes the choice of such a metal cap layer even more difficult. Taking all these restrictions into consideration, the metal capping-sacrificial coating of a full wafer is not likely to be feasible from the manufacturing point of view. [0012]
  • The metal capping in the form of a selective cap, such as electroless Co on the top of Cu structures, could be implemented in a 3 D integration scheme. However, application of such a cap will be limited, as 3 D structures may implement various heterogeneous materials and their compatibility with Co, or other relevant selective metal caps would have to be established. [0013]
  • The organic copper-capping technology for the Cu-polyimide system was also developed for thin film packaging. It has been shown that a thin organic coating, such as poly(arylene ether benzimidazole) (PAEBI), silane-modified polyvinylimidazole, or polybenzimidazole, can be applied directly to a wiring layer for enhancing adhesion to both the copper wiring and the polymer dielectric surface. These materials provide 100% protection for copper wiring, eliminating the need for metal capping, but at the expense of adding a thermal treatment step prior to the coating of the polyimide. This is described, for example, in Lee, et al., “Adhesion of poly (arylene ether benzimidazole) to copper and polyimides”, J. Adhesion Sci. Technol., Vol. 10, No. 9, pp. 807-821 (1996); and Ishida, et al., “Modified Imidazoles: degradation inhibitors and adhesion promoters for polyimide films on copper substrates”, J. Adhesion, Vol. 36, pp. 177-191 (1991). Such predominantly organic caps will be attacked by oxygen plasma exposure and will not protect the copper wires during the post ablation cleaning step of plasma ashing. [0014]
  • Organic caps that do not require additional thermal treatments have been evaluated by Perfecto, et al., “Evaluation of Cu capping alternatives for cu-Cu MCM-D, ECTC'01 (2001). [0015]
  • Two approaches were investigated in the Perfecto, et al. paper: 1) re-formulation of the PAA with an additive which will reduce the Cu diffusion and/or prevent Cu from complexing with the PAA, and 2) spun dry precoat of a Cu surface with an organic solution that reacts with Cu reducing the availability of Cu for diffusion. In the first method, 1% tetrazole in a polyimide solution, and 5% benzotriazole (BTA) in a polyimide solution were evaluated, while in the second method an amino silane, namely, 3-aminopropyl-trimethoxy silane diluted to 1% in deionized water, as well as BTA diluted to 1% NMP were studied. All systems showed degraded performance when compared to the simplest and most robust process of coating copper with 3-aminopropyl-trimethoxy silane. A layer of 3-aminopropyl-trimethoxy silane exhibited superior performance as an adhesion promoter in the Cu-polyimide system, and as a Cu-diffusion limiting layer, and its use as a capping layer in package-related applications has been described in U.S. Pat. Nos. 5,081,005 and 5, 194,928. [0016]
  • However, a coating of 3-aminopropyl-trimethoxy silane (usually a few monolayers) is not stable in the plasma-environment, and hence it cannot serve as an oxygen-diffusion barrier. Therefore, its use as a capping layer in the 3 D integration applications is limited to schemes when no oxygen-plasma processes are involved. However, other characteristics of 3-aminopropyl-trimethoxy silane, such as its ability to promote interfacial strength in both polyimide/silicon dioxide and silicon/silicon nitride laminates, make this system a great candidate in the scheme for capping layer discussed below. [0017]
  • In view of the above, there is a need for providing an improved capping layer which provides adhesion as well as protection to underlying layers such as metal-based semiconductor elements. [0018]
    • SUMMARY OF THE INVENTION
  • The present invention relates to the three-dimensional integration of semiconductor elements, such as devices and interconnections, using a novel layer transfer process. Moreover, the present invention overcomes the difficulties associated with the integration of various materials and devices through the use of a passivation capping coating to protect the underlying metal-based semiconductor elements. The inventive process provides a wafer-level layer transfer that is compatible with CMOS technology and enables integration of various active, passive and interconnecting circuit elements. [0019]
  • In particular, it is an object of this invention to provide a supporting structure for an integrated 3 D interconnect circuit for high frequency and high speed computing applications. [0020]
  • It is a further object of the present invention to combine the know-how of layer transfer technology to form a complete high density interconnect structure with integrated functional components. [0021]
  • It is a still further object of this invention to enable a low cost of ownership process based on a bi-layer capping coating using an adhesive component and a diffusion barrier component. [0022]
  • Specifically, and in broad terms, the present invention provides a structure for interconnecting semiconductor components comprising: [0023]
  • a layered substrate including, for example, semiconductor components, for transferring; [0024]
  • a bi-layer capping coating on top of the substrate, each layer of said coating provides adhesion and protection; and [0025]
  • a carrier assembly. [0026]
  • The inventive structure can be used for interconnecting various semiconductor components including, for example, semiconductor devices, semiconductor circuits, thin film layers, passive and/or active elements, interconnect elements, memory elements, micro-electro-mechanical elements, optical elements, optoelectronic elements, and photonic elements. [0027]
  • In addition to the above-mentioned structure, the present invention also provides a method for fabricating the same. Specifically, and in broad terms, the method of the present invention comprises the steps of: [0028]
  • providing a layered substrate for transferring; [0029]
  • forming a bi-layer capping coating on the substrate, each layer of coating providing protection and adhesion; and [0030]
  • forming a carrier assembly on the bi-layer capping coating. [0031]
  • The bilayer capping coating of the present invention is formed by depositing at least two consecutive layers, hence creating a bi-layer protecting the substrate to be transferred from negative effects of attachment and the later removal of the carrier assembly. [0032]
  • The present invention also provides a method for wafer-level transfer that comprises the steps of: [0033]
  • providing a layer to be transferred on a semiconductor substrate; [0034]
  • forming a first layer of a capping coating on the layer to be transferred, said first layer provides adhesion and protection from oxidation; [0035]
  • forming a second layer of a capping coating on said first layer, said second layer provides additional protection and adhesion to a carrier assembly; [0036]
  • adhering the carrier assembly to a carrier wafer by means of an adhesive; and [0037]
  • removing the semiconductor substrate whereby said layer to be transferred is attached to the carrier assembly. [0038]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic representation of a prior art structure including a single-layer capping coating. [0039]
  • FIG. 2 is a schematic representation of a structure of the present invention including a bi-layer capping coating.[0040]
    • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • The present invention relates to a method for manufacturing 3 D integrated structures based on an assembly approach in which a layer-to-be transferred is coated with a bi-layer capping stack, a polyimide layer, and an adhesive layer. That structure is then bonded to a glass carrier-wafer and upon removal of the bulk silicon, it is transferred to a new circuit, and attached to this new circuit using bonding techniques such as, for example, adhesive bonding. In the subsequent step, the glass layer is released (for example, by laser ablation), and the residual polyimide layer is removed by plasma ashing using oxygen. [0041]
  • The aforementioned protecting capping stack is comprised of two layers including a first layer of silicon nitride and a second layer of an amino silane deposited over the whole area of the wafer. Such a bi-layer cap provides not only protection from both Cu and oxygen diffusion, but it presents a SiCMOS-compatible and reliable solution for use in the 3 D applications where Cu-polyimide layers are present. The thickness of the first and second layers of the inventive bi-layer capping coating may vary depending on the conditions used for depositing each of the layers. Typically, the SiN layer has a thickness of from about 100 to about 1000 nm, while the amino silane has a thickness of a few monolayers. Other thickness besides the ranges mentioned herein are also contemplated herein [0042]
  • The term “amino silane” is used in the present invention to denote a compound that has the formula: [0043]
    Figure US20040150096A1-20040805-C00001
  • wherein R[0044] 1, R2, R3, R5, and R6, independently of each other, can be hydrogen or an organic radical such as, for example, a lower alkyl radical containing from 1 to about 6 carbon atoms, an acyl radical containing 1 to 6 carbon atoms, or an allyl, alkenyl or alkynyl radical containing 2 to 6 carbon atoms and R4 can be an organic radical such as, for example, a lower alkyl containing from 1 to about 6 carbon atoms or an aromatic system such as, for example, phenyl or benzyl derivative. Illustrative examples of amino silanes that can be employed in the present invention as the second layer of the bi-layer capping coating include, but are not limited to: 3-aminopropyl-trimethoxy silane, vinyl aminomethyl triacetoxysilane, and the like. Of the aforementioned amino silanes, it is highly preferred to use 3-aminopropyl-trimethoxy silane as the second layer of the bi-layer capping coating of the present invention.
  • As stated above, the first layer of inventive bi-layer capping coating is a silicon nitride layer. The process of depositing silicon nitride is well known. Illustrative methods that can be used in the present invention to deposit the silicon nitride layer of the bi-layer capping coating include, for example, spin-coating, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), chemical solution deposition, atomic layer deposition, evaporation, physical vapor deposition (PVP), and other like deposition processes. [0045]
  • The silicon nitride layer of the bi-layer capping coating of the present invention exhibits good adhesion properties to materials used in the back-end-of the-line (BEOL) processing, namely conductive materials such as Cu, and dielectric films including, for example, silicon dioxide, oxide films containing phosphorus or boron, such as phosphorus doped silicate glass (PSG), boron doped silicate glass (BSG), and boron-phosphorus doped silicate glass (BPSG), a silicon oxynitride, nitrides, and other low-k organic and non-organic films. Also silicon nitride allows for good chemical mechanical polishing (CMP) process selectivity to the aforementioned materials. Therefore, in Cu-dual damascene structures, it is used as a CMP hard mask. [0046]
  • The above characteristics of silicon nitride allow this insulating material to be utilized as a capping layer in applications in which metal capping layers failed. Namely, silicon nitride can be deposited over the surface of the to-be-transferred layer (with Cu patterned structure) followed by the amino silane deposition (formation of the bi-layer cap). Subsequently, the layer transfer steps are implemented (deposition of polyimide adhesives, attachment of glass, removal of the bulk silicon, bonding to a new substrate, release of glass carrier, strip of polyimide). [0047]
  • In embodiments wherein the silicon nitride is deposited over an interconnect structure containing Cu metallurgy, the silicon nitride serves as a Cu protection layer, preventing Cu oxidation. Depending on the processing scheme, the silicon nitride layer can be easily removed by well-known wet or dry etching processes, or simply (and preferably) by a CMP process. In such a scheme, silicon nitride would serve as a sacrificial layer. For other 3 D applications, the silicon nitride layer can be left on as a constituent of the structure, and it can be, for example, used as a passivation layer or as an etch stop layer to add additional wiring layers. [0048]
  • In this invention, the bi-layer capping layer is proposed for CMOS-compatible processes related to 3 D integration applications, hence it is expected that the thermal budget will not exceed 400° C. The thermal stability of silicon nitride has been well documented for such applications. On the other hand, thermal stability of the amino silane/polyimide system depends on the processing ambient. The degradation under nitrogen is minimal at 400° C. (16 hours), but air enriched nitrogen probably causes oxidation and decomposition of unreacted surface amino silane. [0049]
  • However, the application of present invention is related to polyimide materials which have to be cured in an oxygen-free ambient. Hence, without any added restrictions the stability of the amino silane-polyimide interface is insured. All of the above information leads to the conclusion that silicon nitride/amino silane system is an excellent capping bi-layer for 3 D integration applications when Cu-polyimide interfaces are involved. [0050]
  • The prior art structure of the assembly approach technique used in 3 D integration applications is shown in FIG. 1. The structure consists of: a layered structure-to-be transferred [0051] 100, which includes bulk silicon 101 and device layer 102 terminated by the Cu patterned wiring level 103; capping layer 200; sacrificial polyimide layer 300; adhesion layer 400; and glass carrier 500. In such a structure, only an amino silane, such as 3-aminopropyl-trimethoxy silane, is used as the capping layer 200.
  • Amino silanes serve as adhesion promoters for patterned Si BEOL structures enabling increased strength in the Cu-polyimide and dielectric-polyimide interfaces. In addition, amino silanes serve as Cu diffusion barriers, limiting the creation of Cu-containing precipitates in the polyimide. However, upon plasma exposure the amino silane reduces simply to a layer of silicon oxide and electrical evaluation of the layer transfer process using this scheme showed increased Cu wire resistivity. Hence, it has been concluded that Cu surface degraded during the oxygen-plasma removal of the polyimide, caused by oxidation was not prevented by the silicon oxide layer resulting from the oxidized amino silane. [0052]
  • The present invention is based on a bi-layer approach, i.e., the previous [0053] single capping layer 200 in this scheme is substituted by a capping layer 200′ which is comprised of two films: silicon nitride 201′ underneath the amino silane layer 202′. The schematic diagram of the inventive structure is shown, for example, in FIG. 2. The combined properties of the silicon nitride 201′ (oxygen diffusion barrier layer with good adhesion properties to BEOL materials), and amino silane layer 202′ (adhesion promoter to polyimide) provides superior capping layer characteristics.
  • In FIG. 2, [0054] reference numeral 100 denotes a layered substrate to be transferred. The layered substrate 100 includes a semiconductor substrate 100, device layer 102 which can be terminated with a layer 103 that comprises at least one metallic element such as Ti, Ta, Zr, Hf, silicides, nitrides and conducting siliconnitrides of the aforementioned elemental metals; Cu, W, Al, composites of these metals with glass; and any combination thereof. Preferably, layer 103 comprises Cu. The metallic element of layer 103 may be patterned, i.e., a patterned wiring level, or a blanket layer. When a patterned metallic element is present, portions of layer 103 may be comprised of an insulating material including oxides, nitrides, oxynitrides, polymeric dielectrics and inorganic dielectrics. The insulating material may be porous or non-porous. The layered substrate 100 is fabricated using any well-known semiconductor processing technique.
  • The [0055] semiconductor substrate 101 may be a bulk semiconductor including, for example, Si, SiGe, SiC, SiGeC, GaAs, InP, InAs and other III-V compound semiconductors, II-V compound semiconductors, or layered semiconductors such as silicon-on-insulators (SOI), SiC-on-insulator (SiCOI) or silicon germanium-on-insulators (SGOI). When the layered semiconductors are employed, the top layer of those substrates represent the device layer 102.
  • FIG. 2 also shows an example of a carrier assembly that can be employed in the present invention. The carrier assembly may include a [0056] carrier wafer 500, adhesion layer 400 and intermediate layer 300. The carrier assembly is fabricated using techniques that are well-known in the art. For example, the carrier assembly can be formed by applying an adhesive coating atop a carrier wafer using a conventional deposition process such as spin-on coating, PECVD, CVD or physical vapor deposition (PVP). The intermediate layer is then applied by using one of the above mentioned deposition processes. In a preferred embodiment, the carrier assembly comprises glass and an intermediate layer of a polyimide.
  • [0057] Carrier wafer 500 may be comprised of a semiconductor including any group III-V or II-V semiconductor, SOI, SGOI, alumina, ceramics and the like. Intermediate layer 300 of the carrier assembly is any polyimide material, which is typically used as an adhesive coating in such a structure. Examples of polyimide materials that can be employed in the present invention include polyamic acid (PAA)-based polyimides, polyimic ester-based polyimides and pre-imidized polyimides.
  • [0058] Adhesion layer 400 includes coupling agents such as amino silanes. Adhesion layer 400 serves to bond the carrier wafer 500 to the intermediate layer 300.
  • The 3 D structures transferred using this bi-layer (silicon nitride/amino silane) approach preserved circuit performance, indicating that the inventive bi-layer capping coating reliably performs its function. [0059]
  • This invention is based on the use of the wafer-level layer transfer process which incorporates the inventive bi-layer capping coating described above. This type of passivation material is proposed since it is compatible with current CMOS technology. Specifically, the wafer-level layer transfer method of the present invention includes first providing a layer to be transferred on a semiconductor substrate using well known CMOS process steps. The first layer of the inventive capping coating, e.g., silicon nitride, which provides good adhesion and protection from oxidation for the layer to be transferred is then formed using a conventional deposition process such as spin on coating, PECVD, CVD or PVP. Next, the second layer of the inventive capping coating, i.e., the amino silane, which serves as an additional diffusion barrier and provides adhesion to the carrier assembly is applied to the first layer using spin on coating, PECVD, CVD or PVP. The carrier assembly comprising the intermediate layer attached to a carrier wafer by means of suitable adhesive is then adhered to the second layer. After this step, the semiconductor substrate is removed such that the layer to be transferred is attached to the carrier assembly thus achieving layer transfer. The removal may be achieved by laser ablation or etching. [0060]
  • The method of the present invention may further comprise the steps of joining an exposed surface of the transferred layer to a top surface of a receiver substrate, and removing the carrier assembly to achieve further transfer of the transferred layer from the carrier assembly to the receiver substrate. [0061]
  • In this embodiment, the semiconductor and receiver substrates contain semiconductor components and the carrier assembly is used to enable the layer transfer of the semiconductor components from semiconductor substrate onto semiconductor components from the receiver substrate. [0062]
  • The focus of this invention is on ability to integrate multifunctional 3 D structures with active and passive components by coating their interconnecting elements with passivation layer to protect them from degradation during the layer transfer process. [0063]
  • The concepts disclosed in the present invention can be used to add functionality to the 3 D ICs without deviating from the spirit of the invention. For example, the methods can be applied to future optoelectronic device structures. In such cases, firstly the type of the material to create the layers can be replaced by other materials such as II-VI and [0064] 111-V materials, (example: gallium arsenide or indium phosphide) and organic materials, and should be selected according to the specific application however similar bi-layer passivation can be used to preserve electrical and mechanical stability of the semiconductor elements. Secondly the functional bi-layer can be an integral part of an optoelectronic structure, including future 3-dimensional circuit stacks, allowing for integration of complex multifunctional and mixed-technology systems or elements on a single wafer.
  • While the present invention has been particularly shown and described with respect to preferred embodiments, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrates, but fall within the scope of the appended claims. [0065]

Claims (32)

We claim:
1. A structure for interconnecting semiconductor components comprising:
a layered substrate for transferring;
a bi-layer capping coating on top of the substrate, each layer of said coating provides adhesion and protection; and
a carrier assembly.
2. The structure according to claim 1 wherein said substrate to be transferred contains at least one semiconductor component.
3. The structure according to claim 2 wherein said at least one semiconducting component is selected from the group consisting of semiconductor devices, semiconductor circuits, thin-film layers, passive and/or active elements, interconnecting elements, memory elements, micro-electro-mechanical elements, optical elements, optoelectronic elements, and photonic elements.
4. The structure according to claim 1 wherein said carrier assembly comprises a carrier wafer, an adhesive layer and an intermediate layer.
5. The structure according to claim 1 wherein said carrier assembly comprises glass and an intermediate layer of polyimide.
6. The structure according to claim 4 wherein said carrier wafer is selected from the group consisting of silicon, silicon-on-insulator, silicon germanium-on-insulator, alumina, quartz, group III-V or II-VI semiconductor wafers, and ceramics.
7. The structure according to claim 1 wherein said substrate to be transferred is terminated by a layer comprising a metallic component.
8. The structure according to claim 7 wherein said metallic component is a patterned wiring level or a blanket film.
9. The structure according to claim 7 wherein said metallic component is selected from the group consisting Ti, Ta, Zr, Hf, their silicides nitrides and their conducting siliconitrides; Cu, Al, composites of these materials with glass; and combinations thereof.
10. The structure according to claim 7 wherein said capping coating provides passivation to the metallic component.
11. The structure according to claim 1 wherein said capping coating comprises:
a first layer that serves as a diffusion barrier, while providing adhesion to the substrate; and
a second layer that is capable of providing adhesion to the carrier assembly and is an additional diffusion limiting layer.
12. The structure according to claim 11 wherein said first layer comprises silicon nitride.
13. The structure according to claim 11 wherein said second layer comprises an amino silane and is an adhesion promoter to an intermediate layer.
14. The structure according to claim 13 wherein said amino silane is a compound of the formula:
Figure US20040150096A1-20040805-C00002
wherein R1, R2, R3, R5 and R6 are, independently of each other, hydrogen, a lower alkyl radical containing from 1 to about 6 carbon atoms, an acyl radical containing 1 to 6 carbon atoms, or an allyl, alkylene or alkynyl radical containing 2 to 6 carbon atoms, and R4 is a lower alkyl containing from 1 to 6 carbon atoms or an aromatic system.
15. The structure according to claim 5 wherein said polyimide material is selected from the group consisting of polyamic acid (PAA)-based polyimides, polyimic ester-based polyimides, and pre-imidized polyimides.
16. The structure according to claim 5 wherein said carrier substrate comprises glass and intermediate layer of polyimide to allow for a further release process.
17. The structure according to claim 11 wherein said first layer further serves as protection against a removal process of said carrier assembly.
18. The structure according to claim 17 wherein said first layer protects from an oxygen-based plasma removal process.
19. A method of constructing a structure for interconnecting semiconductor components, comprising the steps of
providing a substrate to be transferred;
forming a bi-layer capping coating on the substrate, each layer of said capping coating providing protection and adhesion; and
forming a carrier assembly on the capping coating.
20. The method of claim 19 wherein said carrier assembly is formed by:
applying an adhesive coating on a top of a carrier wafer; and
depositing an intermediate layer on the adhesive coating.
21. The method of claim 19 wherein said capping coating is formed by depositing at least two consecutive layers and hence creating a bi-layer protecting said substrate to be transferred from negative effects of attachment and the later removal processes of said carrier assembly.
22. The method of claim 19 wherein said bi-layer capping is formed by:
forming a first layer of the bi-layer capping coating for providing a barrier to diffusion and adhesion to said substrate to be transferred; and
forming a second layer of bi-layer capping coating for providing adhesion to said carrier assembly and providing further protection against diffusion.
23. The method of claim 19 wherein bi-layer capping coating is formed by spin on coating, plasma enhanced deposition, physical or chemical vapor deposition.
24. A method for wafer-level layer transfer comprising the steps of:
providing a layer to be transferred on a semiconductor substrate;
forming a first layer of a capping coating on said layer to be transferred, said first layer provides adhesion and protection from oxidation;
forming a second layer of the capping coating on said first layer, said second layer provides additional protection and adhesion to a carrier assembly;
adhering said carrier assembly to a carrier wafer by bonding; and
removing said semiconductor substrate such that said layer to be transferred is attached to said carrier assembly thereby achieving layer transfer.
25. The method according to claim 24, further comprising the steps of joining an exposed surface of said transferred layer to a top surface of a receiver substrate, removing said carrier assembly to achieve further transfer of said transferred layer from said carrier assembly to said receiver substrate.
26. The method according to claim 25, wherein said semiconductor and receiver substrates contain semiconductor components and said carrier assembly is used to enable the layer transfer of said semiconductor components from the semiconductor substrate on to the semiconductor components from the receiver substrate.
27. The method according to claim 26, wherein the semiconductor and receiver substrates are selected from the group consisting of silicon, silicon on insulator, II-VI compounds, III-V compounds, alumina and quartz.
28. The method according to claim 26, wherein said semiconducting components are selected from the group comprising of semiconductor devices, semiconductor circuits, thin-film layers, passive and active elements, interconnecting elements, memory elements, micro-electro-mechanical elements, optical elements, optoelectronic elements, and photonic elements.
29. The method according to claim 24, wherein the material of said carrier wafer is selected from glass and quartz.
30. The method according to claim 24, wherein said carrier wafer adheres to an intermediate layer made of polyimide.
31. The method according to claim 30, wherein said release process of said carrier wafer is based on a laser ablation process where polyimide absorbs all the energy allowing for separation of a wafer carrier from the structure.
32. The method of 24 wherein the steps are repeated numerous times to provide a multi-level three-dimensional structure.
US10/645,047 2003-02-03 2003-08-21 Capping coating for 3D integration applications Abandoned US20040150096A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US10/645,047 US20040150096A1 (en) 2003-02-03 2003-08-21 Capping coating for 3D integration applications
US12/192,367 US8778736B2 (en) 2003-02-03 2008-08-15 Capping coating for 3D integration applications
US13/607,744 US8912050B2 (en) 2003-02-03 2012-09-09 Capping coating for 3D integration applications
US14/494,946 US9218956B2 (en) 2003-02-03 2014-09-24 Capping coating for 3D integration applications

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US44450203P 2003-02-03 2003-02-03
US10/645,047 US20040150096A1 (en) 2003-02-03 2003-08-21 Capping coating for 3D integration applications

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/192,367 Division US8778736B2 (en) 2003-02-03 2008-08-15 Capping coating for 3D integration applications

Publications (1)

Publication Number Publication Date
US20040150096A1 true US20040150096A1 (en) 2004-08-05

Family

ID=32776237

Family Applications (4)

Application Number Title Priority Date Filing Date
US10/645,047 Abandoned US20040150096A1 (en) 2003-02-03 2003-08-21 Capping coating for 3D integration applications
US12/192,367 Expired - Fee Related US8778736B2 (en) 2003-02-03 2008-08-15 Capping coating for 3D integration applications
US13/607,744 Expired - Fee Related US8912050B2 (en) 2003-02-03 2012-09-09 Capping coating for 3D integration applications
US14/494,946 Expired - Fee Related US9218956B2 (en) 2003-02-03 2014-09-24 Capping coating for 3D integration applications

Family Applications After (3)

Application Number Title Priority Date Filing Date
US12/192,367 Expired - Fee Related US8778736B2 (en) 2003-02-03 2008-08-15 Capping coating for 3D integration applications
US13/607,744 Expired - Fee Related US8912050B2 (en) 2003-02-03 2012-09-09 Capping coating for 3D integration applications
US14/494,946 Expired - Fee Related US9218956B2 (en) 2003-02-03 2014-09-24 Capping coating for 3D integration applications

Country Status (1)

Country Link
US (4) US20040150096A1 (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060003582A1 (en) * 2004-06-30 2006-01-05 Hynix Semiconductor Inc. Method for fabricating semiconductor device
US20070141855A1 (en) * 2003-03-07 2007-06-21 Applied Materials, Inc. Methods of modifying interlayer adhesion
US20070228425A1 (en) * 2006-04-04 2007-10-04 Miller Gayle W Method and manufacturing low leakage MOSFETs and FinFETs
WO2008036810A2 (en) * 2006-09-20 2008-03-27 Applied Materials, Inc. Bi-layer capping of low-k dielectric films
WO2008070669A2 (en) * 2006-12-05 2008-06-12 Miradia Inc. Method and apparatus for mems oscillator
FR2911003A1 (en) * 2006-12-28 2008-07-04 Cnes Epic Integrated circuit baring method for testing rupture of connecting wire, involves applying laser radiation and plasma on polymer envelope initially coating integrated circuit by laser source and plasma installing unit
US20080164542A1 (en) * 2007-01-05 2008-07-10 Miradia Inc. Methods and systems for wafer level packaging of mems structures
US20080206977A1 (en) * 2007-02-22 2008-08-28 Frank David J Methods of forming wiring to transistor and related transistor
US20090042338A1 (en) * 2003-02-03 2009-02-12 International Business Machines Corporation Capping Coating for 3D Integration Applications
US20100081279A1 (en) * 2008-09-30 2010-04-01 Dupont Air Products Nanomaterials Llc Method for Forming Through-base Wafer Vias in Fabrication of Stacked Devices
US20100181677A1 (en) * 2009-01-20 2010-07-22 International Business Machines Corporation Structure with self aligned resist layer on an insulating surface and method of making same
US20100181678A1 (en) * 2009-01-20 2010-07-22 International Business Machines Corporation Structure with self aligned resist layer on an interconnect surface and method of making same
US20120070919A1 (en) * 2003-10-28 2012-03-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, method of manufacturing thereof, and method of manufacturing base material
US8916473B2 (en) 2009-12-14 2014-12-23 Air Products And Chemicals, Inc. Method for forming through-base wafer vias for fabrication of stacked devices
CN111199872A (en) * 2020-01-09 2020-05-26 长江存储科技有限责任公司 Forming method of wafer edge protection layer, three-dimensional memory and preparation method of three-dimensional memory
US20200209444A1 (en) * 2017-10-20 2020-07-02 Gigaphoton Inc. Mirror for extreme ultraviolet light and extreme ultraviolet light generating apparatus

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8431977B2 (en) 2010-06-10 2013-04-30 Megica Corporation Wafer level processing method and structure to manufacture semiconductor chip
CA2719927C (en) * 2010-11-05 2014-04-29 Ibm Canada Limited - Ibm Canada Limitee Laser ashing of polyimide for semiconductor manufacturing
SG11201407282XA (en) * 2012-07-31 2015-01-29 Univ Nanyang Tech Semiconductor device and method for forming the same
JP2018101721A (en) * 2016-12-21 2018-06-28 株式会社ニューフレアテクノロジー Vapor growth method

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4075367A (en) * 1976-03-18 1978-02-21 Ncr Corporation Semiconductor processing of silicon nitride
US4330569A (en) * 1979-05-25 1982-05-18 Ncr Corporation Method for conditioning nitride surface
US4423547A (en) * 1981-06-01 1984-01-03 International Business Machines Corporation Method for forming dense multilevel interconnection metallurgy for semiconductor devices
US5081005A (en) * 1989-03-24 1992-01-14 The Boeing Company Method for reducing chemical interaction between copper features and photosensitive dielectric compositions
US5114754A (en) * 1991-01-14 1992-05-19 International Business Machines Corporation Passivation of metal in metal/polyimide structures
US5194928A (en) * 1991-01-14 1993-03-16 International Business Machines Corporation Passivation of metal in metal/polyimide structure
US5287003A (en) * 1991-02-26 1994-02-15 U.S. Philips Corporation Resin-encapsulated semiconductor device having a passivation reinforcement hard polyimide film
US6424038B1 (en) * 2001-03-19 2002-07-23 Taiwan Semiconductor Manufacturing Co., Ltd Low dielectric constant microelectronic conductor structure with enhanced adhesion and attenuated electrical leakage

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3644166A (en) 1968-03-28 1972-02-22 Westinghouse Electric Corp Oxide-free multilayer copper clad laminate
NL8203980A (en) 1982-10-15 1984-05-01 Philips Nv METHOD FOR THE PHOTOLITHOGRAPHIC TREATMENT OF A SUBSTRATE.
NL8601041A (en) 1986-04-23 1987-11-16 Philips Nv METHOD FOR MANUFACTURING AN APPARATUS AND APPARATUS MADE WITH THE METHOD
JP2001274528A (en) 2000-01-21 2001-10-05 Fujitsu Ltd Inter-substrate transfer method for thin film device
US20040150096A1 (en) 2003-02-03 2004-08-05 International Business Machines Corporation Capping coating for 3D integration applications

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4075367A (en) * 1976-03-18 1978-02-21 Ncr Corporation Semiconductor processing of silicon nitride
US4330569A (en) * 1979-05-25 1982-05-18 Ncr Corporation Method for conditioning nitride surface
US4423547A (en) * 1981-06-01 1984-01-03 International Business Machines Corporation Method for forming dense multilevel interconnection metallurgy for semiconductor devices
US5081005A (en) * 1989-03-24 1992-01-14 The Boeing Company Method for reducing chemical interaction between copper features and photosensitive dielectric compositions
US5114754A (en) * 1991-01-14 1992-05-19 International Business Machines Corporation Passivation of metal in metal/polyimide structures
US5194928A (en) * 1991-01-14 1993-03-16 International Business Machines Corporation Passivation of metal in metal/polyimide structure
US5287003A (en) * 1991-02-26 1994-02-15 U.S. Philips Corporation Resin-encapsulated semiconductor device having a passivation reinforcement hard polyimide film
US6424038B1 (en) * 2001-03-19 2002-07-23 Taiwan Semiconductor Manufacturing Co., Ltd Low dielectric constant microelectronic conductor structure with enhanced adhesion and attenuated electrical leakage

Cited By (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9218956B2 (en) 2003-02-03 2015-12-22 Globalfoundries Inc. Capping coating for 3D integration applications
US8778736B2 (en) 2003-02-03 2014-07-15 International Business Machines Corporation Capping coating for 3D integration applications
US20090042338A1 (en) * 2003-02-03 2009-02-12 International Business Machines Corporation Capping Coating for 3D Integration Applications
US8912050B2 (en) 2003-02-03 2014-12-16 International Business Machines Corporation Capping coating for 3D integration applications
US20070141855A1 (en) * 2003-03-07 2007-06-21 Applied Materials, Inc. Methods of modifying interlayer adhesion
US8569166B2 (en) 2003-03-07 2013-10-29 Applied Materials, Inc. Methods of modifying interlayer adhesion
US7960294B2 (en) 2003-03-07 2011-06-14 Applied Materials, Inc. Method of modifying interlayer adhesion
US7563728B2 (en) 2003-03-07 2009-07-21 Applied Materials, Inc. Methods of modifying interlayer adhesion
US8673739B2 (en) * 2003-10-28 2014-03-18 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US20120070919A1 (en) * 2003-10-28 2012-03-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, method of manufacturing thereof, and method of manufacturing base material
US7316973B2 (en) * 2004-06-30 2008-01-08 Hynix Semiconductor, Inc. Method for fabricating semiconductor device
US20060003582A1 (en) * 2004-06-30 2006-01-05 Hynix Semiconductor Inc. Method for fabricating semiconductor device
US8378414B2 (en) 2006-04-04 2013-02-19 Atmel Corporation Low leakage FINFETs
US20070228425A1 (en) * 2006-04-04 2007-10-04 Miller Gayle W Method and manufacturing low leakage MOSFETs and FinFETs
US7598183B2 (en) 2006-09-20 2009-10-06 Applied Materials, Inc. Bi-layer capping of low-K dielectric films
US20100022100A1 (en) * 2006-09-20 2010-01-28 Applied Materials, Inc. Bi-layer capping of low-k dielectric films
WO2008036810A2 (en) * 2006-09-20 2008-03-27 Applied Materials, Inc. Bi-layer capping of low-k dielectric films
WO2008036810A3 (en) * 2006-09-20 2008-06-12 Applied Materials Inc Bi-layer capping of low-k dielectric films
TWI475805B (en) * 2006-12-05 2015-03-01 Miradia Inc Method and apparatus for mems oscillator
WO2008070669A2 (en) * 2006-12-05 2008-06-12 Miradia Inc. Method and apparatus for mems oscillator
US8530258B2 (en) 2006-12-05 2013-09-10 Miradia Inc. Method and apparatus for MEMS oscillator
US20080150647A1 (en) * 2006-12-05 2008-06-26 Miradia Inc. Method and apparatus for mems oscillator
WO2008070669A3 (en) * 2006-12-05 2008-08-07 Miradia Inc Method and apparatus for mems oscillator
US7863697B2 (en) 2006-12-05 2011-01-04 Miradia Inc. Method and apparatus for MEMS oscillator
WO2008090281A1 (en) * 2006-12-28 2008-07-31 Centre National D'etudes Spatiales Method and equipment for exposing the surface of an integrated circuit
FR2911003A1 (en) * 2006-12-28 2008-07-04 Cnes Epic Integrated circuit baring method for testing rupture of connecting wire, involves applying laser radiation and plasma on polymer envelope initially coating integrated circuit by laser source and plasma installing unit
US20100154558A1 (en) * 2006-12-28 2010-06-24 Centre National D'etudes Spatiales Method and installation for exposing the surface of an integrated circuit
US8555728B2 (en) 2006-12-28 2013-10-15 Centre National D'etudes Spatiales Method and installation for exposing the surface of an integrated circuit
US20080164542A1 (en) * 2007-01-05 2008-07-10 Miradia Inc. Methods and systems for wafer level packaging of mems structures
US20100133616A1 (en) * 2007-02-22 2010-06-03 Frank David J Methods of forming wiring to transistor and related transistor
US20080206977A1 (en) * 2007-02-22 2008-08-28 Frank David J Methods of forming wiring to transistor and related transistor
US7666723B2 (en) 2007-02-22 2010-02-23 International Business Machines Corporation Methods of forming wiring to transistor and related transistor
US20100081279A1 (en) * 2008-09-30 2010-04-01 Dupont Air Products Nanomaterials Llc Method for Forming Through-base Wafer Vias in Fabrication of Stacked Devices
US7993817B2 (en) 2009-01-20 2011-08-09 International Business Machines Corporation Structure with self aligned resist layer on an insulating surface and method of making same
US8461678B2 (en) 2009-01-20 2013-06-11 International Business Machines Corporation Structure with self aligned resist layer on an interconnect surface and method of making same
US20100181677A1 (en) * 2009-01-20 2010-07-22 International Business Machines Corporation Structure with self aligned resist layer on an insulating surface and method of making same
US8227336B2 (en) 2009-01-20 2012-07-24 International Business Machines Corporation Structure with self aligned resist layer on an interconnect surface and method of making same
US9202863B2 (en) 2009-01-20 2015-12-01 Globalfoundries U.S. 2 Llc Structure with self aligned resist layer on an interconnect surface and method of making same
US20100181678A1 (en) * 2009-01-20 2010-07-22 International Business Machines Corporation Structure with self aligned resist layer on an interconnect surface and method of making same
US8916473B2 (en) 2009-12-14 2014-12-23 Air Products And Chemicals, Inc. Method for forming through-base wafer vias for fabrication of stacked devices
US20200209444A1 (en) * 2017-10-20 2020-07-02 Gigaphoton Inc. Mirror for extreme ultraviolet light and extreme ultraviolet light generating apparatus
US11614572B2 (en) * 2017-10-20 2023-03-28 Gigaphoton Inc. Mirror for extreme ultraviolet light and extreme ultraviolet light generating apparatus
CN111199872A (en) * 2020-01-09 2020-05-26 长江存储科技有限责任公司 Forming method of wafer edge protection layer, three-dimensional memory and preparation method of three-dimensional memory

Also Published As

Publication number Publication date
US20150011072A1 (en) 2015-01-08
US20090042338A1 (en) 2009-02-12
US8912050B2 (en) 2014-12-16
US9218956B2 (en) 2015-12-22
US8778736B2 (en) 2014-07-15
US20120329244A1 (en) 2012-12-27

Similar Documents

Publication Publication Date Title
US9218956B2 (en) Capping coating for 3D integration applications
US20230140107A1 (en) Direct bonding methods and structures
JP4988335B2 (en) Interconnect structure and manufacturing method thereof
KR101423349B1 (en) Self assembled monolayer for improving adhesion between copper and barrier layer
KR101480198B1 (en) Surface modification of interlayer dielectric for minimizing contamination and surface degradation
JP2589950B2 (en) Metal via formation method
CN100476021C (en) Method to deposit an impermeable film onto a porous low-K dielectric film
JP2004289105A (en) Semiconductor device and its manufacturing method
US8405217B2 (en) Coating method and solutions for enhanced electromigration resistance
CN100517610C (en) Method of processing semiconductor component and forming method of semiconductor component
CN100505223C (en) Multilayered covering barrier in microelectronic interconnect structures
JP6672826B2 (en) Adhesive material, method for manufacturing circuit board, and circuit board
TWI758000B (en) Semiconductor structure and formation method thereof
JP4312785B2 (en) Semiconductor device
US6784093B1 (en) Copper surface passivation during semiconductor manufacturing
US6599826B2 (en) Method for fabricating a low dielectric constant material layer

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PURUSHOTHAMAN, SAMPATH;TOPOL, ANNA W.;REEL/FRAME:014415/0652

Effective date: 20030820

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910