US20040155241A1 - Test assembly for integrated circuit package - Google Patents

Test assembly for integrated circuit package Download PDF

Info

Publication number
US20040155241A1
US20040155241A1 US10/774,598 US77459804A US2004155241A1 US 20040155241 A1 US20040155241 A1 US 20040155241A1 US 77459804 A US77459804 A US 77459804A US 2004155241 A1 US2004155241 A1 US 2004155241A1
Authority
US
United States
Prior art keywords
test
contact pads
pads
integrated circuit
pair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/774,598
Inventor
Po Cheng
Chiu Lee
Jin Lee
Heng Kung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Priority to US10/774,598 priority Critical patent/US20040155241A1/en
Publication of US20040155241A1 publication Critical patent/US20040155241A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G01R1/04—Housings; Supporting members; Arrangements of terminals
    • G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/302—Contactless testing
    • G01R31/305—Contactless testing using electron beams

Definitions

  • the present invention generally relates to a semiconductor device test board and a method for testing an integrated circuit (IC) package, and more particularly to a test board and a testing method for an integrated circuit package having solder bumps.
  • IC integrated circuit
  • a conventional semiconductor device test board 100 shown in FIG. 1, includes a plurality of contact pads 110 as denoted with A 1 to U 21 in FIG. 1 and a plurality of test pads 120 as denoted with 1 to 17 in FIG. 1.
  • the contact pads 110 and the test pads 120 are all interconnected by conductive traces 130 .
  • the contact pads 110 are designed to be connected to the solder bumps (not shown) provided on an integrated circuit package to be tested. Accordingly, when the integrated circuit package is mounted on the test board 100 , the solder bumps provided on the integrated circuit package are connected by reflow soldering to the contact pads 110 of the test board 100 .
  • solder joint reliability test is conducted by using an ohmmeter to determine whether the electrical connections are complete in such a connected state. If the measured resistance of the major test pads S and E is larger than a predetermined value, it means that at least one solder joint fails in the test. In this situation, every pair of test pads (such as 1 / 2 , 2 / 3 . . . illustrated in FIG. 1) will be probed to measure their resistance so as to find out which group of solder joints fails in the test.
  • the package substrate of the present invention is provided with a plurality of first contact pads linked in a first daisy chain pattern
  • the test board of the present invention has a plurality of second contact pads linked in a second daisy chain pattern and a plurality of test pads wherein all of the second contact pads are divided into a plurality of groups each connected to one pair of test pads, and all of the second contact pads in any group are arranged in a line.
  • the testing method comprises the following steps: (a) mounting an integrated circuit package with the above mentioned substrate on the test board by reflowing solder bumps provided on the integrated circuit package to the second contact pads of the test board, and (b) performing an electrical test after conducting the mounting step.
  • the test board includes a pair of major test pads such that all of the second contact pads form a closed circuit when the pair of major test pads is probed.
  • FIG. 1 is a top plan view of a conventional semiconductor device test board
  • FIG. 2 is a top plan view of a package substrate according to one embodiment of the present invention.
  • FIG. 3 is a top plan view of a semiconductor device test board according to one embodiment of the present invention.
  • FIG. 4 illustrates an integrated circuit package with the substrate of FIG. 2 mounted on the test board of FIG. 3.
  • the IC package (not shown) has a package substrate 200 (see FIG. 2) specially designed for solder joint reliability test.
  • the package substrate 200 is of the same size and shape as the substrates for mass production.
  • the package substrate 200 is provided with a plurality of first contact pads 210 linked in a first daisy chain pattern.
  • the package substrate 200 is a ball grid array (BGA) substrate.
  • the test board 300 includes a plurality of second contact pads 310 as denoted with A 1 to U 21 in FIG. 3 and a plurality of test pads such as test pads N to N 5 in FIG. 3. All of the contact pads 310 are linked in a second daisy chain pattern and divided into a plurality of groups each connected to one pair of test pads wherein all of the second contact pads 310 in any group are arranged in a line. For example, the contact pads A 1 to U 1 are belonged to the same group connected to the test pads N and W 5 . As described below, the contact pads 310 are designed to be connected to the solder bumps provided on an IC package to be tested.
  • a mounting step is performed for mounting the IC package on the test board. Mounting is performed after the solder bumps formed on the IC package are aligned with the second contact pads of the test board. Then, by reflowing the solder bumps to the second contact pads of the test board, the IC package is fixed to the test board.
  • the first contact pads 210 are electrically connected to the corresponding second contact pads 310 through the solder bumps.
  • the probes of an ohmmeter are connected to the test pads 320 of the test board 300 , and an electrical test is performed to determine whether the electrical connections are complete. Since the first daisy chain pattern is complementary to the second daisy chain pattern, all of the second contact pads 310 in any group are in a series electrical connection to one another through the first and second daisy chain patterns when the package substrate 200 is mounted on the test board 300 .
  • one pair of the test pads 320 e.g., the test pads N/W 5 shown in FIG.
  • test board 300 according to one preferred embodiment of the present invention, all of the second contact pads in any group are arranged in a line. Since the grinding operation must be conducted from outer rows to inner rows, the time for conducting the SEM failure analysis is significantly reduced when the package substrate and the test board of the present invention are used.
  • the IC package testing method according to the present invention may be utilized to test the reliability of the solder joints under environmental stress conditions such as temperature cyclic test, three point bending test, vibration test, and drop test.

Abstract

A test assembly for an integrated circuit package includes a package substrate and a test board. The package substrate is provided with a plurality of first contact pads linked in a first daisy chain pattern. The test board has a plurality of second contact pads linked in a second daisy chain pattern and a plurality of test pads. All of the second contact pads are divided into a plurality of groups each connected to one pair of test pads. All of the second contact pads in any group are arranged in a line. The present invention further provides a method of testing an integrated circuit package utilizing the aforementioned package substrate and test board.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention generally relates to a semiconductor device test board and a method for testing an integrated circuit (IC) package, and more particularly to a test board and a testing method for an integrated circuit package having solder bumps. [0002]
  • 2. Description of the Related Art [0003]
  • As electronic devices have become more smaller and thinner, the velocity and the complexity of chip become more and more higher. Accordingly, a need has arisen for higher package efficiency. To meet the need, integrated circuit packages using solder bumps as external connection terminals have been developed by the semiconductor industry. [0004]
  • The above described integrated circuit package are subjected to various tests such as a solder joint reliability test with the solder bumps connected to a test board. [0005]
  • A conventional semiconductor [0006] device test board 100, shown in FIG. 1, includes a plurality of contact pads 110 as denoted with A1 to U21 in FIG. 1 and a plurality of test pads 120 as denoted with 1 to 17 in FIG. 1. The contact pads 110 and the test pads 120 are all interconnected by conductive traces 130. The contact pads 110 are designed to be connected to the solder bumps (not shown) provided on an integrated circuit package to be tested. Accordingly, when the integrated circuit package is mounted on the test board 100, the solder bumps provided on the integrated circuit package are connected by reflow soldering to the contact pads 110 of the test board 100. Thereafter, the solder joint reliability test is conducted by using an ohmmeter to determine whether the electrical connections are complete in such a connected state. If the measured resistance of the major test pads S and E is larger than a predetermined value, it means that at least one solder joint fails in the test. In this situation, every pair of test pads (such as 1/2, 2/3 . . . illustrated in FIG. 1) will be probed to measure their resistance so as to find out which group of solder joints fails in the test.
  • Then, a failure analysis is conducted to find out which solder joint fails in the test. First, the integrated circuit package mounted on the test board is embedded in a piece of resin, and then a grinding operation is conducted to expose the cross section of the solder joints. Finally, a scanning electron microscope (SEM) is utilized to observe the cross section. [0007]
  • It is noted that the [0008] contact pads 110 connected between one pair of test pads 120 are randomly distributed in different rows. Since the grinding operation must be conducted from outer rows to inner rows, there is a problem that the SEM failure analysis becomes a time-consuming process when the test board 100 shown in FIG. 1 is used.
  • Consequently, there is a need existed for a semiconductor device test board and a method for testing an integrated circuit package which overcomes, or at least reduces the above-mentioned problems of the prior art. [0009]
    • SUMMARY OF THE INVENTION
  • It is an object of the present invention to provide a test assembly including a package substrate and a test board for an integrated circuit package and a method of testing an integrated circuit package which can significantly reduce the time for conducting the SEM failure analysis. [0010]
  • To achieve the above listed and other objects, the package substrate of the present invention is provided with a plurality of first contact pads linked in a first daisy chain pattern, and the test board of the present invention has a plurality of second contact pads linked in a second daisy chain pattern and a plurality of test pads wherein all of the second contact pads are divided into a plurality of groups each connected to one pair of test pads, and all of the second contact pads in any group are arranged in a line. [0011]
  • According to the present invention, the testing method comprises the following steps: (a) mounting an integrated circuit package with the above mentioned substrate on the test board by reflowing solder bumps provided on the integrated circuit package to the second contact pads of the test board, and (b) performing an electrical test after conducting the mounting step. [0012]
  • Since the first daisy chain pattern is complementary to the second daisy chain pattern, all of the second contact pads in any group are in a series electrical connection to one another through the first and second daisy chain patterns. In step (b), all of the second contact pads in any group form a closed circuit when the corresponding pair of test pads is probed. Furthermore, the test board includes a pair of major test pads such that all of the second contact pads form a closed circuit when the pair of major test pads is probed. [0013]
  • It is noted that, when one pair of the test pads is probed, all of the second contact pads in the corresponding group are arranged in a line. Since the grinding operation of the SEM failure analysis is conducted from outer rows to inner rows, the time for conducting the SEM failure analysis is significantly reduced when the package substrate and the test board of the present invention are used.[0014]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings. [0015]
  • FIG. 1 is a top plan view of a conventional semiconductor device test board; [0016]
  • FIG. 2 is a top plan view of a package substrate according to one embodiment of the present invention; [0017]
  • FIG. 3 is a top plan view of a semiconductor device test board according to one embodiment of the present invention; and [0018]
  • FIG. 4 illustrates an integrated circuit package with the substrate of FIG. 2 mounted on the test board of FIG. 3.[0019]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • In the IC package testing method according to the present invention, the IC package (not shown) has a package substrate [0020] 200 (see FIG. 2) specially designed for solder joint reliability test. The package substrate 200 is of the same size and shape as the substrates for mass production. The package substrate 200 is provided with a plurality of first contact pads 210 linked in a first daisy chain pattern. The package substrate 200 is a ball grid array (BGA) substrate.
  • The [0021] test board 300 according to one embodiment of the present invention, shown in FIG. 3, includes a plurality of second contact pads 310 as denoted with A1 to U21 in FIG. 3 and a plurality of test pads such as test pads N to N5 in FIG. 3. All of the contact pads 310 are linked in a second daisy chain pattern and divided into a plurality of groups each connected to one pair of test pads wherein all of the second contact pads 310 in any group are arranged in a line. For example, the contact pads A1 to U1 are belonged to the same group connected to the test pads N and W5. As described below, the contact pads 310 are designed to be connected to the solder bumps provided on an IC package to be tested.
  • Now a testing method according to one embodiment of the present invention will be described, which is performed on an IC package with the above mentioned [0022] substrate 200 using the test board 300 of the above structure.
  • First of all, a mounting step is performed for mounting the IC package on the test board. Mounting is performed after the solder bumps formed on the IC package are aligned with the second contact pads of the test board. Then, by reflowing the solder bumps to the second contact pads of the test board, the IC package is fixed to the test board. When the IC package is mounted as described above, the [0023] first contact pads 210 are electrically connected to the corresponding second contact pads 310 through the solder bumps.
  • Then, after conducting the mounting step, the probes of an ohmmeter are connected to the [0024] test pads 320 of the test board 300, and an electrical test is performed to determine whether the electrical connections are complete. Since the first daisy chain pattern is complementary to the second daisy chain pattern, all of the second contact pads 310 in any group are in a series electrical connection to one another through the first and second daisy chain patterns when the package substrate 200 is mounted on the test board 300. When one pair of the test pads 320, e.g., the test pads N/W5 shown in FIG. 3, is probed, all of the second contact pads 310, i.e., the contact pads A1 to U1, in the corresponding group connected to the test pads N/W5 form a closed circuit. Therefore, when the measured resistance of the major test pads S and E is larger than a predetermined value, it means that at least one solder joint fails the test. In this situation, every pair of test pads (such as N/W5, N1/W4 . . . illustrated in FIG. 4) will be probed to measure their resistance so as to find out which group of solder joints fails in the test.
  • Then, a failure analysis is conducted to find out which solder joint fails in the test. First, the integrated circuit package mounted on the test board is embedded in a piece of resin, and then a grinding operation is conducted to expose the cross section of the solder joints. Finally, a scanning electron microscope (SEM) is utilized to observe the cross section. [0025]
  • It is noted that, in the [0026] test board 300 according to one preferred embodiment of the present invention, all of the second contact pads in any group are arranged in a line. Since the grinding operation must be conducted from outer rows to inner rows, the time for conducting the SEM failure analysis is significantly reduced when the package substrate and the test board of the present invention are used.
  • The IC package testing method according to the present invention may be utilized to test the reliability of the solder joints under environmental stress conditions such as temperature cyclic test, three point bending test, vibration test, and drop test. [0027]
  • Although the invention has been explained in relation to its preferred embodiments as described above, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed. [0028]

Claims (5)

What is claimed is:
1. A test assembly for an integrated circuit package, the test assembly comprising:
a package substrate having a plurality of first contact pads linked in a first daisy chain pattern; and
a test board having a plurality of second contact pads linked in a second daisy chain pattern and a plurality of test pads, all of the second contact pads being divided into a plurality of groups each connected to one pair of test pads wherein all of the second contact pads in any group are arranged in a line,
wherein all of the second contact pads in any group are in a series electrical connection to one another through the first and second daisy chain patterns when the package substrate is mounted on the test board, and all of the second contact pads in any group form a closed circuit when the corresponding pair of test pads are probed.
2. The test assembly as claimed in claim 1, wherein the test board comprises a pair of major test pads such that all of the second contact pads form a closed circuit when the pair of major test pads is probed.
3. The test assembly as claimed in claim 1, wherein the package substrate is a ball grid array substrate.
4. A method of testing an integrated circuit package having a substrate with a plurality of first contact pads linked in a first daisy chain pattern, the method comprising:
providing a test board having a plurality of second contact pads linked in a second daisy chain pattern and a plurality of test pads, all of the second contact pads being divided into a plurality of groups each connected to one pair of test pads wherein all of the second contact pads in any group are arranged in a line;
mounting the integrated circuit package on the test board by reflowing solder bumps provided on the integrated circuit package to the second contact pads of the test board wherein all of the second contact pads in any group are in a series electrical connection to one another through the first and second daisy chain patterns; and
performing an electrical test after conducting the mounting step,
wherein all of the second contact pads in any group form a closed circuit when the corresponding pair of test pads are probed.
5. The method as claimed in claim 4, wherein the test board comprises a pair of major test pads such that all of the second contact pads form a closed circuit when the pair of major test pads is probed.
US10/774,598 2002-04-15 2004-02-10 Test assembly for integrated circuit package Abandoned US20040155241A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/774,598 US20040155241A1 (en) 2002-04-15 2004-02-10 Test assembly for integrated circuit package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/121,650 US6788092B2 (en) 2002-04-15 2002-04-15 Test assembly for integrated circuit package
US10/774,598 US20040155241A1 (en) 2002-04-15 2004-02-10 Test assembly for integrated circuit package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/121,650 Continuation US6788092B2 (en) 2002-04-15 2002-04-15 Test assembly for integrated circuit package

Publications (1)

Publication Number Publication Date
US20040155241A1 true US20040155241A1 (en) 2004-08-12

Family

ID=28790380

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/121,650 Expired - Lifetime US6788092B2 (en) 2002-04-15 2002-04-15 Test assembly for integrated circuit package
US10/774,598 Abandoned US20040155241A1 (en) 2002-04-15 2004-02-10 Test assembly for integrated circuit package

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/121,650 Expired - Lifetime US6788092B2 (en) 2002-04-15 2002-04-15 Test assembly for integrated circuit package

Country Status (1)

Country Link
US (2) US6788092B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070013071A1 (en) * 2005-06-24 2007-01-18 International Business Machines Corporation Probing pads in kerf area for wafer testing
US20090230976A1 (en) * 2008-03-13 2009-09-17 Sun Microsystems, Inc. Apparatus and method for testing electrical interconnects
CN107064665A (en) * 2016-12-01 2017-08-18 中国北方车辆研究所 Electronic product combined stress strenuous test method
CN110196256A (en) * 2019-06-06 2019-09-03 上海机器人产业技术研究院有限公司 A kind of mechanical failure analysis method of semiconductor devices

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6894524B1 (en) * 2003-10-23 2005-05-17 Lsi Logic Corporation Daisy chain gang testing
US7102372B2 (en) * 2004-11-02 2006-09-05 Taiwan Semiconductor Manufacturing Co., Ltd. Apparatus and method for testing conductive bumps
KR20060074792A (en) * 2004-12-28 2006-07-03 삼성전자주식회사 Test unit for board with area array package
US7196294B2 (en) * 2005-02-28 2007-03-27 Ridgetop Group, Inc. Method and resistive bridge circuit for the detection of solder-joint failures in a digital electronic package
US7501832B2 (en) * 2005-02-28 2009-03-10 Ridgetop Group, Inc. Method and circuit for the detection of solder-joint failures in a digital electronic package
JP4844080B2 (en) * 2005-10-18 2011-12-21 日本電気株式会社 Printed wiring board and method for suppressing power supply noise thereof
US20080061812A1 (en) * 2006-09-13 2008-03-13 Sun Microsystems, Inc. Component-attach test vehicle
US20080144243A1 (en) * 2006-12-19 2008-06-19 Ridgetop Group, Inc. Method and circuit for low-power detection of solder-joint network failures in digital electronic packages
US8810269B2 (en) * 2012-09-28 2014-08-19 Xilinx, Inc. Method of testing a semiconductor structure
WO2024077695A1 (en) * 2022-10-14 2024-04-18 长鑫存储技术有限公司 Reliability test apparatus and reliability test method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5654243A (en) * 1993-11-18 1997-08-05 Fujitsu Limited Process for fabricating a semiconductor device in a resin package housed in a frame having high conductivity
US6207476B1 (en) * 1999-06-10 2001-03-27 Vlsi Technology, Inc. Methods of packaging an integrated circuit and methods of forming an integrated circuit package
US6245599B1 (en) * 1999-06-30 2001-06-12 Mitsubishi Denki Kabushiki Kaisha Circuit wiring system circuit wiring method semi-conductor package and semi-conductor package substrate
US6326244B1 (en) * 1998-09-03 2001-12-04 Micron Technology, Inc. Method of making a cavity ball grid array apparatus
US6534391B1 (en) * 2001-08-17 2003-03-18 Amkor Technology, Inc. Semiconductor package having substrate with laser-formed aperture through solder mask layer

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5667884A (en) * 1993-04-12 1997-09-16 Bolger; Justin C. Area bonding conductive adhesive preforms
US5440239A (en) * 1994-04-25 1995-08-08 Rockwell International Corporation Transferable solder bumps for interconnect and assembly of MCM substrates
EP0720023B1 (en) * 1994-12-30 2003-05-07 STMicroelectronics S.r.l. Test method for power integrated devices
JPH10303562A (en) * 1997-04-30 1998-11-13 Toshiba Corp Printed wiring board
US6040530A (en) * 1997-12-05 2000-03-21 Hewlett-Packard Company Versatile printed circuit board for testing processing reliability
US6075710A (en) * 1998-02-11 2000-06-13 Express Packaging Systems, Inc. Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips
US6020633A (en) * 1998-03-24 2000-02-01 Xilinx, Inc. Integrated circuit packaged for receiving another integrated circuit
US20010024127A1 (en) * 1998-03-30 2001-09-27 William E. Bernier Semiconductor testing using electrically conductive adhesives
US6326555B1 (en) * 1999-02-26 2001-12-04 Fujitsu Limited Method and structure of z-connected laminated substrate for high density electronic packaging
US6285203B1 (en) * 1999-06-14 2001-09-04 Micron Technology, Inc. Test system having alignment member for aligning semiconductor components
US6535005B1 (en) * 2000-04-26 2003-03-18 Emc Corporation Systems and methods for obtaining an electrical characteristics of a circuit board assembly process
US6483329B1 (en) * 2000-08-28 2002-11-19 Micron Technology, Inc. Test system, test contactor, and test method for electronic modules
US6564986B1 (en) * 2001-03-08 2003-05-20 Xilinx, Inc. Method and assembly for testing solder joint fractures between integrated circuit package and printed circuit board

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5654243A (en) * 1993-11-18 1997-08-05 Fujitsu Limited Process for fabricating a semiconductor device in a resin package housed in a frame having high conductivity
US6326244B1 (en) * 1998-09-03 2001-12-04 Micron Technology, Inc. Method of making a cavity ball grid array apparatus
US6207476B1 (en) * 1999-06-10 2001-03-27 Vlsi Technology, Inc. Methods of packaging an integrated circuit and methods of forming an integrated circuit package
US6245599B1 (en) * 1999-06-30 2001-06-12 Mitsubishi Denki Kabushiki Kaisha Circuit wiring system circuit wiring method semi-conductor package and semi-conductor package substrate
US6534391B1 (en) * 2001-08-17 2003-03-18 Amkor Technology, Inc. Semiconductor package having substrate with laser-formed aperture through solder mask layer

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070013071A1 (en) * 2005-06-24 2007-01-18 International Business Machines Corporation Probing pads in kerf area for wafer testing
US7482675B2 (en) 2005-06-24 2009-01-27 International Business Machines Corporation Probing pads in kerf area for wafer testing
US20090230976A1 (en) * 2008-03-13 2009-09-17 Sun Microsystems, Inc. Apparatus and method for testing electrical interconnects
US7800385B2 (en) * 2008-03-13 2010-09-21 Oracle America, Inc. Apparatus and method for testing electrical interconnects
CN107064665A (en) * 2016-12-01 2017-08-18 中国北方车辆研究所 Electronic product combined stress strenuous test method
CN110196256A (en) * 2019-06-06 2019-09-03 上海机器人产业技术研究院有限公司 A kind of mechanical failure analysis method of semiconductor devices

Also Published As

Publication number Publication date
US6788092B2 (en) 2004-09-07
US20030193344A1 (en) 2003-10-16

Similar Documents

Publication Publication Date Title
US6564986B1 (en) Method and assembly for testing solder joint fractures between integrated circuit package and printed circuit board
US9329227B2 (en) Method and apparatus for testing interconnection reliability of a ball grid array on a testing printed circuit board
US7192806B2 (en) Method of establishing non-permanent electrical connection between an integrated circuit device lead element and a substrate
US5726580A (en) Universal wafer carrier for wafer level die burn-in
US6407566B1 (en) Test module for multi-chip module simulation testing of integrated circuit packages
US20030193344A1 (en) Test assembly for integrated circuit package
US20090027072A1 (en) Apparatus for testing chips with ball grid array
US6288346B1 (en) System and method for easily inspecting a bonded state of a BGA/CSP type electronic part to a board
US6287878B1 (en) Method of fabricating chip scale package
US5929646A (en) Interposer and module test card assembly
US6894524B1 (en) Daisy chain gang testing
US6026221A (en) Prototyping multichip module
EP1081757B1 (en) Multichip module packaging process for known good die burn-in
US7211995B2 (en) Method and system for detecting electronic component failures
US6433565B1 (en) Test fixture for flip chip ball grid array circuits
US7498180B2 (en) Method for manufacturing semiconductor device
US20040032271A1 (en) Anisotropic probing contactor
KR100216992B1 (en) A test board having a plurality of power supply wiring patterns
KR0141453B1 (en) Manufacturing method of known-good die
KR20090058862A (en) Semiconductor package test board
US6597188B1 (en) Ground land for singulated ball grid array
KR100216894B1 (en) Electrical testing apparatus for bga package
US6525553B1 (en) Ground pin concept for singulated ball grid array
KR200277293Y1 (en) Probe card that use plane type needle
TW202413981A (en) Reliability testing using functional devices

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION