US20040189416A1 - Frequency generating device and method thereof - Google Patents
Frequency generating device and method thereof Download PDFInfo
- Publication number
- US20040189416A1 US20040189416A1 US10/402,647 US40264703A US2004189416A1 US 20040189416 A1 US20040189416 A1 US 20040189416A1 US 40264703 A US40264703 A US 40264703A US 2004189416 A1 US2004189416 A1 US 2004189416A1
- Authority
- US
- United States
- Prior art keywords
- signal
- controlled oscillator
- frequency
- current
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/104—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional signal from outside the loop for setting or controlling a parameter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Definitions
- phase locked-loop In digital circuits, power consumption typically varies linearly with the frequency of operation.
- One such technique to reduce the operating frequency of a system clock is to change the multiplication/divide ratio of a phase locked-loop. By changing the multiplication ratio of a phase locked-loop, the output frequency of the phase locked-loop is varied.
- changing the multiplication ratio of a phase locked-loop is not a very robust technique, in that the phase locked-loop may as a result lose lock, which can go undetected, whereby a system failure would occur.
- the present disclosure relates generally to frequency generating devices, and more specifically to a frequency generating device and method using a phase locked-loop.
- FIG. 1 describes, in block diagram form, a system in accordance with the present disclosure
- FIG. 2 discloses, in block diagram and schematic form, a more detailed view of an implementation of the system of FIG. 1;
- FIG. 3 illustrates, in block and schematic diagram form, a portion of the block diagram of FIG. 2;
- FIG. 4 illustrates, in block diagram form, a specific implementation in accordance with the present disclosure.
- FIG. 5 illustrates, in flow diagram form, a method in accordance with the present disclosure.
- a phase locked-loop generates a frequency at a first oscillator based upon a signal at a feedback node of the phase locked-loop. Also coupled to the feedback node of the phase locked-loop is a second oscillator used to generate a second frequency based upon the signal at the feedback node. During normal operation, the second oscillator can operate at the same frequency as the first oscillator, or at a predefined ratio of the first oscillator frequency. The output of the first oscillator is fed back as part of the phase locked-loop circuit to maintain a locked signal.
- PLL phase locked-loop
- the frequency associated with a signal generated by the second oscillator is provided to logic portions of a system to facilitate operation of the logic portions.
- a specific control characteristic of the second oscillator is modified to generate the different frequency.
- the different frequency is generated by the second oscillator while the first oscillator maintains its original frequency within the phase locked-loop, thereby assuring lock of the phase locked-loop is maintained.
- Such a device and method is beneficial, in that it allows for system logic clocked by the second oscillator to consume less power as a result of the lower frequency being requested, while assuring a locked frequency of the phase locked-loop.
- a lower frequency can be quickly obtained for use by the system.
- FIG. 1 illustrates a Phase Locked-Loop Device 100 comprising a Phase Detector 10 , a Digital to Digital to Analog Converter/Filter Module 20 , Control Module 35 , a Signal Controlled Oscillator 30 , a Signal Controlled Oscillator 60 , a Signal Conditioner 40 , and a Divider 50 .
- the Phase Detector 10 receives a Reference Signal and a signal from an output of the Divider 50 .
- the Phase Detector 10 generates a digital value that indicates the phase difference between the Reference Signal and the output from the Divider 50 . This value is provided to a Digital to Digital to Analog Converter/Filter Module 20 .
- the Digital to Analog Converter/Filter Module 20 converts the phase difference value received from the Phase Detector 10 into an Analog Signal 22 and performs any filtering of this signal as may be useful.
- the output of the Module 20 is typically an analog control signal that is provided to the Control Module 35 .
- the Control Module 35 receives the Analog Signal 22 from the Digital to Analog Converter/Filter Module 20 and in turn provides a signal labeled S IN to a Signal Controlled Oscillator 30 , as well as a signal labeled S MOD to the Signal Controlled Oscillator 60 .
- the Signal Controlled Oscillator 30 in response to receiving the signal S IN from the Control Module 35 will generate a signal having a first frequency that is provided to a Signal Conditioner Module 40 .
- the Signal Conditioner 40 will typically alter the received signal to generate a digital signal, or a signal having specific characteristics, such as specific rise times and/or voltage levels.
- the output signal generated by the Signal Conditioner 40 has a frequency labeled as the Primary PLL Frequency, and represents the frequency at which the phase locked-loop is locked.
- the Primary PLL Frequency is provided to a Divider 50 that provides a signal to the phase detector to be compared to the Reference Signal.
- phase locked-loop is illustrated in FIG. 1 by the Phase Detector 10 , the Digital to Analog Converter/Filter 20 , the Control Module 35 , the Signal Controlled Oscillator 30 , the Signal Conditioner 40 , and the Divider 50 .
- each of the nodes connecting these components is a feedback node associated with a closed loop path of the phase locked-loop.
- the Signal Controlled Oscillator 60 is not part of the closed loop path forming the phase locked-loop. Instead, the Signal Controlled Oscillator 60 receives a signal labeled S MOD from the Control Module 35 and produces a signal having a frequency labeled Modified PLL Frequency.
- the signal S MOD is based upon the analog control signal from the Digital to Analog Converter/Filter 20 . In one embodiment, where it is desirable for the Modified PLL Frequency generated by the Signal Controlled Oscillator 60 to be the same as the Primary PLL Frequency, the S MOD signal will be substantially the same as the S IN signal.
- the S MOD signal in addition to being affected by the analog control signal from the digital to Analog Converter 20 is also affected by the Frequency Control Signal received at the Control Module 35 .
- the Frequency Control Signal is used by the Control Module 35 to modify the value of the S MOD signal to obtain a Modified PLL Frequency that is different than that of the Primary PLL Frequency.
- the Modified PLL Frequency can be greater than the Primary PLL Frequency, or may be less than the Primary PLL Frequency depending upon system requirements. Therefore, by changing the value of the Frequency Control Signal provided to the Control Module 35 , the Modified PLL Frequency of the Signal Controlled Oscillator 60 can be controlled.
- the system illustrated in FIG. 1 is advantageous over the prior art, in that by modifying the Frequency Control Signal, the Modified PLL Frequency can be changed while the lock on the phase locked-loop is maintained.
- the signal having the Modified PLL Frequency can be used to clock system logic portions at a frequency independent of the Primary PLL Frequency. This allows the frequency at which various system components are clocked to be varied without affecting the multiplication/division factor stored within the Divider 50 . This assures that the phase locked-loop portion of FIG. 1 remains locked, and allows the Modified PLL Frequency to be changed almost instantaneously in response to a system's need for a higher or lower frequency clock.
- the amount of logic used to implement the phase locked-loop portion of FIG. 1 is small relative to the system logic being driven by the Modified PLL Frequency. Therefore, the amount of power utilized by maintaining a locked state on the phase locked-loop portion of FIG. 1 at the Primary PLL Frequency is relatively insubstantial to the overall system power usage.
- the Signal Control Oscillators 30 and 60 can be controlled based upon a variety of signal types.
- the Signal Controlled Oscillators 30 and 60 can be a combination of voltage controlled oscillators, or current controlled oscillators, where it will be appreciated that a voltage controlled oscillator is controlled by varying a voltage signal, and that a current controlled oscillator is controlled by varying a current signal.
- both of the Signal Controlled Oscillators 30 and 60 can be the same type of oscillator.
- both may be current controlled oscillators or voltage controlled oscillators.
- the Signal Controlled Oscillators 30 and 60 may be different types of oscillators.
- the Signal Controlled Oscillator 30 may be a current controlled oscillator while the Signal Controlled Oscillator 60 may be a voltage controlled oscillator. Conversely, the Signal Controlled Oscillator 30 may be a voltage controlled oscillator while the Signal Controlled Oscillator 60 is a current controlled oscillator.
- FIG. 2 illustrates a specific implementation whereby both the Signal Controlled Oscillator 30 and the Signal Controlled Oscillator 60 are current controlled oscillators.
- FIG. 2 illustrates a specific embodiment of FIG. 1 with a Portion 70 of FIG. 1 illustrated in greater detail. Specifically, various aspects of the Control Module 35 of FIG. 1 are illustrated in greater detail.
- the Portion 70 illustrated in FIG. 2 includes a Signal Controlled Oscillator 130 , corresponding to the Signal Controlled Oscillator 30 of FIG. 1, and a Signal Controlled Oscillator 160 , which correlates to the Signal Controlled Oscillator 60 of FIG. 1.
- the portion 70 illustrated in FIG. 2 includes a Mirror Current Control 71 .
- the Mirror Current Control 71 receives the Analog Signal 22 from the Digital to Analog Controller 20 .
- the Analog Signal 22 can be either a voltage signal, or a current signal. Based upon the Analog Signal 22 , the Mirror Control Portion 71 will cause a current I to flow through the Mirror Transistor 72 .
- the Mirror Transistor 72 is so named in that its drain (current) electrode is tied to its control electrode. As a result, the voltage on the control electrode of Transistor 72 may be applied to other transistors in order to generate a mirrored current.
- a Mirroring Transistor 73 has a control electrode coupled to the control electrode of the Mirror Transistor 72 .
- a current I M which mirrors the current I, is generated at the drain of Transistor 73 .
- the current I M may be equal to the current I if the Transistors 72 and 73 are matched.
- the current I M can represent a current that is proportional to the current I without having identical current values. For example, based upon the scaling of the Transistor 73 relative to Transistor 72 , the value of I M may be greater than or less than the current I.
- the signal on the control electrodes of Transistors 72 and 73 is further provided to a Current Modifying Module 74 .
- the Current Modifying Module 74 further receives the Frequency Control Signal. Based upon the Frequency Control Signal, and the signal V G , Current Modifying Module 74 generates signal I MOD that in turn controls the frequency of the signal generated by the Signal Controlled Oscillator 160 .
- the Current Modifying Module 74 will match the value of the signal I MOD to equal that of the current I so that if the Signal Controlled Oscillator 160 is matched to the Signal Controlled Oscillator 130 , the Modified PLL Frequency will match the Primary PLL Frequency.
- the value of Frequency Control Signal provided to the Current Modifying Module 74 can be modified to change the value of the signal I MOD to obtain a Modified PLL Frequency greater than or less than the Primary PLL Frequency. This will be better understood with reference to FIG. 3.
- FIG. 3 illustrates a combination block and schematic diagram of the Current Modifying Module 74 .
- the Current Modifying Module 74 illustrated in FIG. 3 comprises a plurality of Transistors 120 - 122 , a plurality of Switches 110 - 112 that are used to provide control signals to Transistors 120 - 122 , and a plurality of current modification signals EN 0 -ENX that are control signals received at Switches 110 - 112 , respectively.
- each of the Switches 110 - 112 can be controlled independently in order to provide a control signal to the control electrodes of respective Transistors 120 - 122 .
- the current I MOD can be varied.
- the Transistor 121 acts as a mirroring transistor in that the control signal received on the input of Switch 111 is equal to, or proportional to, the signal V G of FIG. 2, which is generated by the Mirror Transistor 72 . Therefore, in one mode of operation, when the enable signal ENY is asserted, the voltage V G is applied to the control gate of Transistor 121 , and a current I1 is allowed to flow.
- the signal I MOD can be selected to match the signal I M , thereby allowing the Signal Controlled Oscillator 130 and the Signal Controlled Oscillator 160 to operate at a common frequency.
- the amount of current represented by I MOD can be reduced below I M by disabling the transistor 121 , and enabling other transistors, such as 120 and 122 , which would allow an amount of current less than I M to flow.
- I MOD the current I MOD below the current I M
- a lower frequency relative to the Primary PLL Frequency can be obtained.
- the switches 110 - 112 will receive a representation of the voltage V G .
- each Switch 110 - 112 can receive V G or a multiple of V G .
- not all of the inputs to Switches 110 - 112 need to receive a representation of the voltage V G .
- the Switch Controlling Transistor 121 could receive the reference voltage V G allowing the current I MOD to match the current I M .
- the other Transistors 120 - 122 can have their control electrodes biased by signals not dependent on V G . In this manner the current controlling the Signal Controlled Oscillator 160 can be varied, dependent or independent of V G .
- FIG. 4 illustrates a system diagram in accordance with a specific implementation. Specifically, FIG. 4 illustrates the Phase Locked-Loop Device 200 generating the Primary PLL Frequency and the Modified PLL Frequency.
- the Primary PLL Frequency provides clocking to Logic Module 230 while the Modified PLL Frequency provides clocking to a second Logic Module 240 . Note that in other embodiments, the Primary PLL Frequency need not drive any system logic.
- a System Monitor 250 monitors information associated with the Logic Module 230 and Logic Module 240 in order to determine if the Modified PLL Frequency is appropriate.
- a Frequency Control Signal provided to the Phase Locked-Loop Device 200 is modified.
- the Phase Locked-Loop Module 200 will provide a Modified PLL Frequency to the Logic Module 240 while maintaining the Primary PLL Frequency to the Logic Module 230 . In this manner, lock of the Primary PLL is maintained, and the Modified PLL Frequency is quickly obtained.
- FIG. 5 illustrates, in flow diagram form, a method in accordance with the present disclosure.
- a modified frequency is desirable. For example, it can be determined by a system parameter that a low power mode of operation is desirable, or alternatively, that a logic portion of the system would benefit by operating at a higher frequency.
- the desired modified frequency is determined. For example, if it is determined that a low power mode of operation is desirable, the frequency may be reduced. The amount a frequency is reduced can vary depending on the low power functions that need to be supported. For example, if the only function the logic portion will need to facilitate is a reset mode, the frequency can be cut back substantially, for example, by 90% or more.
- a control signal needed to facilitate implementing the desired modified frequency is determined.
- specific control signals can be determined to implement a signal that will achieve the desired frequency.
- the frequency ranges needed will be application dependent. For example, some applications may need only two modes of application, such as a low frequency mode and a high frequency mode. While other applications may need a broad frequency range and the ability to select from many frequencies within that range.
- a control characteristic is modified to obtain the control signal. For example, referring to FIG. 3, the values of the current modifying signals EN 0 -ENX are modified in order to obtain a control signal I MOD . In this manner, the Modified PLL Frequency can be controlled.
- Various functions and components in the present application may be implemented using an information handling machine such as a data processor, or a plurality of processing devices.
- a data processor may be a microprocessor, microcontroller, microcomputer, digital signal processor, state machine, logic circuitry, and/or any device that manipulates digital information based on operational instruction, or in a predefined manner.
- the various functions, and systems represented by block diagrams are readily implemented by one of ordinary skill in the art using one or more of the implementation techniques listed herein.
- the instruction may be stored in memory.
- a memory may be a single memory device or a plurality of memory devices.
- Such a memory device may be read-only memory device, random access memory device, magnetic tape memory, floppy disk memory, hard drive memory, external tape, and/or any device that stores digital information.
- the data processor implements one or more of its functions via a state machine or logic circuitry
- the memory storing the corresponding instructions may be embedded within the circuitry that includes a state machine and/or logic circuitry, or it may be unnecessary because the function is performed using combinational logic.
- Such an information handling machine may be a system, or part of a system, such as a computer, a personal digital assistant (PDA), a hand held computing device, a cable set-top box, an Internet capable device, such as a cellular phone, and the like.
- PDA personal digital assistant
Abstract
Description
- With scaling of technology, the reduction of power and leakage current to extend battery life by utilizing specialized design techniques has become more desirable. One such specialized technique is to reduce the frequency of a clock signal and/or to adjust the supply voltage to reduce power consumption of digital circuitry while maintaining adequate performance of the device.
- In digital circuits, power consumption typically varies linearly with the frequency of operation. Various methods of stopping system clocks, or lowering the operating frequency of system clocks, have been used. One such technique to reduce the operating frequency of a system clock is to change the multiplication/divide ratio of a phase locked-loop. By changing the multiplication ratio of a phase locked-loop, the output frequency of the phase locked-loop is varied. However, changing the multiplication ratio of a phase locked-loop is not a very robust technique, in that the phase locked-loop may as a result lose lock, which can go undetected, whereby a system failure would occur. Alternatively, even when the loss of a lock is detected, it takes time for a new phase locked-loop frequency, based upon a new multiplication ratio, to settle in, which may result in unpredictable system operation.
- Therefore, a method of overcoming these problems would be desirable.
- The present disclosure relates generally to frequency generating devices, and more specifically to a frequency generating device and method using a phase locked-loop.
- The present disclosure may be better understood, and its numerous features and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
- FIG. 1 describes, in block diagram form, a system in accordance with the present disclosure;
- FIG. 2 discloses, in block diagram and schematic form, a more detailed view of an implementation of the system of FIG. 1;
- FIG. 3 illustrates, in block and schematic diagram form, a portion of the block diagram of FIG. 2;
- FIG. 4 illustrates, in block diagram form, a specific implementation in accordance with the present disclosure; and
- FIG. 5 illustrates, in flow diagram form, a method in accordance with the present disclosure.
- The use of the same reference symbols in different drawings indicates similar or identical items.
- In a specific embodiment of the present disclosure, a phase locked-loop (PLL) generates a frequency at a first oscillator based upon a signal at a feedback node of the phase locked-loop. Also coupled to the feedback node of the phase locked-loop is a second oscillator used to generate a second frequency based upon the signal at the feedback node. During normal operation, the second oscillator can operate at the same frequency as the first oscillator, or at a predefined ratio of the first oscillator frequency. The output of the first oscillator is fed back as part of the phase locked-loop circuit to maintain a locked signal. The frequency associated with a signal generated by the second oscillator is provided to logic portions of a system to facilitate operation of the logic portions. When it is determined that the logic portion should operate at a different frequency, a specific control characteristic of the second oscillator is modified to generate the different frequency. The different frequency is generated by the second oscillator while the first oscillator maintains its original frequency within the phase locked-loop, thereby assuring lock of the phase locked-loop is maintained. Such a device and method is beneficial, in that it allows for system logic clocked by the second oscillator to consume less power as a result of the lower frequency being requested, while assuring a locked frequency of the phase locked-loop. In addition, a lower frequency can be quickly obtained for use by the system. Because the quantity of logic implementing the phase locked-loop is typically small relative to the system logic, the amount and impact of power consumed as a result of maintaining the original frequency is minimal. Specific implementations will be better understood with reference to FIGS. 1-5, which illustrate specific embodiments not intended to be limiting in nature.
- FIG. 1 illustrates a Phase Locked-
Loop Device 100 comprising aPhase Detector 10, a Digital to Digital to Analog Converter/Filter Module 20,Control Module 35, a Signal ControlledOscillator 30, a Signal ControlledOscillator 60, aSignal Conditioner 40, and aDivider 50. - In operation, the
Phase Detector 10 receives a Reference Signal and a signal from an output of theDivider 50. ThePhase Detector 10 generates a digital value that indicates the phase difference between the Reference Signal and the output from theDivider 50. This value is provided to a Digital to Digital to Analog Converter/Filter Module 20. - The Digital to Analog Converter/
Filter Module 20 converts the phase difference value received from thePhase Detector 10 into anAnalog Signal 22 and performs any filtering of this signal as may be useful. The output of theModule 20 is typically an analog control signal that is provided to theControl Module 35. - The
Control Module 35 receives theAnalog Signal 22 from the Digital to Analog Converter/Filter Module 20 and in turn provides a signal labeled SIN to a Signal ControlledOscillator 30, as well as a signal labeled SMOD to the Signal ControlledOscillator 60. The Signal ControlledOscillator 30 in response to receiving the signal SIN from theControl Module 35 will generate a signal having a first frequency that is provided to aSignal Conditioner Module 40. The Signal Conditioner 40 will typically alter the received signal to generate a digital signal, or a signal having specific characteristics, such as specific rise times and/or voltage levels. The output signal generated by theSignal Conditioner 40 has a frequency labeled as the Primary PLL Frequency, and represents the frequency at which the phase locked-loop is locked. The Primary PLL Frequency is provided to aDivider 50 that provides a signal to the phase detector to be compared to the Reference Signal. - Therefore, a phase locked-loop is illustrated in FIG. 1 by the
Phase Detector 10, the Digital to Analog Converter/Filter 20, theControl Module 35, the Signal ControlledOscillator 30, theSignal Conditioner 40, and theDivider 50. As such, each of the nodes connecting these components is a feedback node associated with a closed loop path of the phase locked-loop. - The Signal Controlled
Oscillator 60 is not part of the closed loop path forming the phase locked-loop. Instead, the Signal ControlledOscillator 60 receives a signal labeled SMOD from theControl Module 35 and produces a signal having a frequency labeled Modified PLL Frequency. The signal SMOD is based upon the analog control signal from the Digital to Analog Converter/Filter 20. In one embodiment, where it is desirable for the Modified PLL Frequency generated by the Signal ControlledOscillator 60 to be the same as the Primary PLL Frequency, the SMOD signal will be substantially the same as the SIN signal. However, the SMOD signal in addition to being affected by the analog control signal from the digital to Analog Converter 20 is also affected by the Frequency Control Signal received at theControl Module 35. The Frequency Control Signal is used by theControl Module 35 to modify the value of the SMOD signal to obtain a Modified PLL Frequency that is different than that of the Primary PLL Frequency. The Modified PLL Frequency can be greater than the Primary PLL Frequency, or may be less than the Primary PLL Frequency depending upon system requirements. Therefore, by changing the value of the Frequency Control Signal provided to theControl Module 35, the Modified PLL Frequency of the Signal ControlledOscillator 60 can be controlled. - The system illustrated in FIG. 1 is advantageous over the prior art, in that by modifying the Frequency Control Signal, the Modified PLL Frequency can be changed while the lock on the phase locked-loop is maintained. In this manner, the signal having the Modified PLL Frequency can be used to clock system logic portions at a frequency independent of the Primary PLL Frequency. This allows the frequency at which various system components are clocked to be varied without affecting the multiplication/division factor stored within the
Divider 50. This assures that the phase locked-loop portion of FIG. 1 remains locked, and allows the Modified PLL Frequency to be changed almost instantaneously in response to a system's need for a higher or lower frequency clock. In a typical system, the amount of logic used to implement the phase locked-loop portion of FIG. 1 is small relative to the system logic being driven by the Modified PLL Frequency. Therefore, the amount of power utilized by maintaining a locked state on the phase locked-loop portion of FIG. 1 at the Primary PLL Frequency is relatively insubstantial to the overall system power usage. - It will be appreciated, that the Signal
Control Oscillators Oscillators Oscillators Oscillators Oscillator 30 may be a current controlled oscillator while the Signal ControlledOscillator 60 may be a voltage controlled oscillator. Conversely, the Signal ControlledOscillator 30 may be a voltage controlled oscillator while the Signal ControlledOscillator 60 is a current controlled oscillator. FIG. 2 illustrates a specific implementation whereby both the Signal ControlledOscillator 30 and the Signal ControlledOscillator 60 are current controlled oscillators. - FIG. 2 illustrates a specific embodiment of FIG. 1 with a
Portion 70 of FIG. 1 illustrated in greater detail. Specifically, various aspects of theControl Module 35 of FIG. 1 are illustrated in greater detail. - The
Portion 70 illustrated in FIG. 2 includes a Signal ControlledOscillator 130, corresponding to the Signal ControlledOscillator 30 of FIG. 1, and a Signal ControlledOscillator 160, which correlates to the Signal ControlledOscillator 60 of FIG. 1. In addition, theportion 70 illustrated in FIG. 2 includes aMirror Current Control 71. TheMirror Current Control 71 receives theAnalog Signal 22 from the Digital toAnalog Controller 20. TheAnalog Signal 22 can be either a voltage signal, or a current signal. Based upon theAnalog Signal 22, theMirror Control Portion 71 will cause a current I to flow through theMirror Transistor 72. TheMirror Transistor 72 is so named in that its drain (current) electrode is tied to its control electrode. As a result, the voltage on the control electrode ofTransistor 72 may be applied to other transistors in order to generate a mirrored current. For example, aMirroring Transistor 73 has a control electrode coupled to the control electrode of theMirror Transistor 72. As a result, a current IM, which mirrors the current I, is generated at the drain ofTransistor 73. It will be appreciated, that the current IM may be equal to the current I if theTransistors Transistor 73 relative toTransistor 72, the value of IM may be greater than or less than the current I. - The signal on the control electrodes of
Transistors Current Modifying Module 74. TheCurrent Modifying Module 74 further receives the Frequency Control Signal. Based upon the Frequency Control Signal, and the signal VG, Current ModifyingModule 74 generates signal IMOD that in turn controls the frequency of the signal generated by the Signal ControlledOscillator 160. - In one mode of operation, the
Current Modifying Module 74 will match the value of the signal IMOD to equal that of the current I so that if the Signal ControlledOscillator 160 is matched to the Signal ControlledOscillator 130, the Modified PLL Frequency will match the Primary PLL Frequency. The value of Frequency Control Signal provided to theCurrent Modifying Module 74 can be modified to change the value of the signal IMOD to obtain a Modified PLL Frequency greater than or less than the Primary PLL Frequency. This will be better understood with reference to FIG. 3. - FIG. 3 illustrates a combination block and schematic diagram of the
Current Modifying Module 74. Specifically, theCurrent Modifying Module 74 illustrated in FIG. 3 comprises a plurality of Transistors 120-122, a plurality of Switches 110-112 that are used to provide control signals to Transistors 120-122, and a plurality of current modification signals EN0-ENX that are control signals received at Switches 110-112, respectively. - In operation, each of the Switches110-112 can be controlled independently in order to provide a control signal to the control electrodes of respective Transistors 120-122. Based upon the enabled switches, the current IMOD can be varied. In one embodiment, the
Transistor 121 acts as a mirroring transistor in that the control signal received on the input ofSwitch 111 is equal to, or proportional to, the signal VG of FIG. 2, which is generated by theMirror Transistor 72. Therefore, in one mode of operation, when the enable signal ENY is asserted, the voltage VG is applied to the control gate ofTransistor 121, and a current I1 is allowed to flow. By allowing theTransistor 121 to be matched with theTransistor 73 of FIG. 2, the signal IMOD can be selected to match the signal IM, thereby allowing the Signal ControlledOscillator 130 and the Signal ControlledOscillator 160 to operate at a common frequency. - Assuming that the current I1 by itself matches the current IM of FIG. 2, a current greater than IM can be obtained by enabling one or more of the other current modification signals EN0-ENX. By increasing the amount of current in IMOD, in this manner the Signal Controlled
Oscillator 160 will receive more current and oscillate at a higher frequency than the Primary PLL Frequency. - Conversely, the amount of current represented by IMOD can be reduced below IM by disabling the
transistor 121, and enabling other transistors, such as 120 and 122, which would allow an amount of current less than IM to flow. By reducing the current IMOD below the current IM, a lower frequency relative to the Primary PLL Frequency can be obtained. It will be appreciated that when it is desirable to control the frequency of the Signal ControlledOscillator 160 relative to the Signal ControlledOscillator 130, that the switches 110-112 will receive a representation of the voltage VG. For example, each Switch 110-112 can receive VG or a multiple of VG. However, in other embodiments, not all of the inputs to Switches 110-112 need to receive a representation of the voltage VG. For example, only theSwitch Controlling Transistor 121 could receive the reference voltage VG allowing the current IMOD to match the current IM. However, the other Transistors 120-122 can have their control electrodes biased by signals not dependent on VG. In this manner the current controlling the Signal ControlledOscillator 160 can be varied, dependent or independent of VG. - FIG. 4 illustrates a system diagram in accordance with a specific implementation. Specifically, FIG. 4 illustrates the Phase Locked-
Loop Device 200 generating the Primary PLL Frequency and the Modified PLL Frequency. The Primary PLL Frequency provides clocking toLogic Module 230 while the Modified PLL Frequency provides clocking to asecond Logic Module 240. Note that in other embodiments, the Primary PLL Frequency need not drive any system logic. - A
System Monitor 250 monitors information associated with theLogic Module 230 andLogic Module 240 in order to determine if the Modified PLL Frequency is appropriate. When theSystem Monitor 250 determines the Modified PLL Frequency to theLogic Module 240 should change to accommodate theSystem 210, a Frequency Control Signal provided to the Phase Locked-Loop Device 200 is modified. As previously described, the Phase Locked-Loop Module 200 will provide a Modified PLL Frequency to theLogic Module 240 while maintaining the Primary PLL Frequency to theLogic Module 230. In this manner, lock of the Primary PLL is maintained, and the Modified PLL Frequency is quickly obtained. - FIG. 5 illustrates, in flow diagram form, a method in accordance with the present disclosure. At
step 201, it is determined that a modified frequency is desirable. For example, it can be determined by a system parameter that a low power mode of operation is desirable, or alternatively, that a logic portion of the system would benefit by operating at a higher frequency. - At
step 202, the desired modified frequency is determined. For example, if it is determined that a low power mode of operation is desirable, the frequency may be reduced. The amount a frequency is reduced can vary depending on the low power functions that need to be supported. For example, if the only function the logic portion will need to facilitate is a reset mode, the frequency can be cut back substantially, for example, by 90% or more. - At
step 203, a control signal needed to facilitate implementing the desired modified frequency is determined. By having predefined current ranges associated with the control logic, specific control signals can be determined to implement a signal that will achieve the desired frequency. The frequency ranges needed will be application dependent. For example, some applications may need only two modes of application, such as a low frequency mode and a high frequency mode. While other applications may need a broad frequency range and the ability to select from many frequencies within that range. - At
step 204, a control characteristic is modified to obtain the control signal. For example, referring to FIG. 3, the values of the current modifying signals EN0-ENX are modified in order to obtain a control signal IMOD. In this manner, the Modified PLL Frequency can be controlled. - Various functions and components in the present application, such as the method of FIG. 5, may be implemented using an information handling machine such as a data processor, or a plurality of processing devices. Such a data processor may be a microprocessor, microcontroller, microcomputer, digital signal processor, state machine, logic circuitry, and/or any device that manipulates digital information based on operational instruction, or in a predefined manner. Generally, the various functions, and systems represented by block diagrams are readily implemented by one of ordinary skill in the art using one or more of the implementation techniques listed herein. When a data processor for issuing instructions is used, the instruction may be stored in memory. Such a memory may be a single memory device or a plurality of memory devices. Such a memory device may be read-only memory device, random access memory device, magnetic tape memory, floppy disk memory, hard drive memory, external tape, and/or any device that stores digital information. Note that when the data processor implements one or more of its functions via a state machine or logic circuitry, the memory storing the corresponding instructions may be embedded within the circuitry that includes a state machine and/or logic circuitry, or it may be unnecessary because the function is performed using combinational logic. Such an information handling machine may be a system, or part of a system, such as a computer, a personal digital assistant (PDA), a hand held computing device, a cable set-top box, an Internet capable device, such as a cellular phone, and the like.
- In the preceding detailed description of the figures, reference has been made to the accompanying drawings which form a part thereof, and in which is shown by way of illustration specific embodiments in which the disclosure may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the disclosure, and it is to be understood that other embodiments may be utilized and that logical, mechanical, chemical and electrical changes may be made without departing from the spirit or scope of the disclosure. To avoid detail not necessary to enable those skilled in the art to practice the disclosure, the description may omit certain information known to those skilled in the art. Furthermore, many other varied embodiments that incorporate the teachings of the disclosure may be easily constructed by those skilled in the art. Accordingly, the present disclosure is not intended to be limited to the specific form set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the spirit and scope of the disclosure. The preceding detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present disclosure is defined only by the appended claims.
Claims (27)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/402,647 US6794949B1 (en) | 2003-03-28 | 2003-03-28 | Frequency generating device and method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/402,647 US6794949B1 (en) | 2003-03-28 | 2003-03-28 | Frequency generating device and method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US6794949B1 US6794949B1 (en) | 2004-09-21 |
US20040189416A1 true US20040189416A1 (en) | 2004-09-30 |
Family
ID=32989761
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/402,647 Expired - Lifetime US6794949B1 (en) | 2003-03-28 | 2003-03-28 | Frequency generating device and method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US6794949B1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6998888B1 (en) * | 2004-03-05 | 2006-02-14 | Marvell International Ltd. | Scalable integrated circuit architecture with analog circuits |
US7259600B1 (en) | 2004-03-05 | 2007-08-21 | Marvell International Ltd. | Scalable integrated circuit architecture |
WO2008070669A2 (en) * | 2006-12-05 | 2008-06-12 | Miradia Inc. | Method and apparatus for mems oscillator |
CN101578687A (en) * | 2007-01-05 | 2009-11-11 | 明锐有限公司 | Methods and systems for wafer level packaging of MEMS structures |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5378935A (en) * | 1991-06-18 | 1995-01-03 | Nokia Mobile Phones Ltd. | Clock frequency adjustment of an electrical circuit |
US6157247A (en) * | 1996-08-07 | 2000-12-05 | Motorola, Inc. | Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4567448A (en) * | 1982-08-05 | 1986-01-28 | Epson Corporation | Variable frequency oscillator |
EP0307595A1 (en) * | 1987-09-11 | 1989-03-22 | Siemens Aktiengesellschaft | Circuit arrangement for generating two very near frequencies |
US5748044A (en) * | 1996-10-11 | 1998-05-05 | Silicon Motion, Inc. | Dual VCO phase-locked loop |
-
2003
- 2003-03-28 US US10/402,647 patent/US6794949B1/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5378935A (en) * | 1991-06-18 | 1995-01-03 | Nokia Mobile Phones Ltd. | Clock frequency adjustment of an electrical circuit |
US6157247A (en) * | 1996-08-07 | 2000-12-05 | Motorola, Inc. | Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit |
Also Published As
Publication number | Publication date |
---|---|
US6794949B1 (en) | 2004-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0976021B1 (en) | Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit | |
KR100523042B1 (en) | Apparatus having adjustable operational modes and method therefore | |
US7587622B2 (en) | Power management of components having clock processing circuits | |
KR100379766B1 (en) | Pll system clock generator with instantaneous clock frequency shifting | |
US5272453A (en) | Method and apparatus for switching between gain curves of a voltage controlled oscillator | |
US20050071693A1 (en) | Method and circuitry for controlling supply voltage in a data processing system | |
US6223297B1 (en) | Clock modifying method and information processing apparatus which gradually increase frequency of an external clock to be supplied to processing unit | |
KR20010014722A (en) | Voltage detecting circuit | |
US20040130357A1 (en) | Logic system with adaptive supply voltage control | |
US8112054B2 (en) | Tri-stating a phase locked loop to conserve power | |
US6794949B1 (en) | Frequency generating device and method thereof | |
US6845462B2 (en) | Computer containing clock source using a PLL synthesizer | |
US8421525B2 (en) | Semiconductor circuit device | |
JP3578043B2 (en) | Power supply voltage detection circuit | |
JP2794165B2 (en) | PLL circuit having lock maintaining circuit | |
US6911868B1 (en) | Phase-locked loop frequency synthesizer using automatic loop control and method of operation | |
TW202213947A (en) | Clock circuit and methof for clocking a cpu | |
JP4245136B2 (en) | Jitter generation circuit and semiconductor device | |
EP0568237B1 (en) | Voltage-controlled apparatus for battery-powered electronic devices | |
US20040263271A1 (en) | Control circuit and method for crystal oscillator circuitry | |
JP2012226558A (en) | Semiconductor integrated circuit device and load current stabilization circuit | |
JP2003091328A (en) | Computer | |
JP2000036740A (en) | Pll controller | |
JPH05216555A (en) | Information processor | |
JP2001223581A (en) | Frequency synthesizer circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BHAGAVATHEESWARAN, GAYATHRI;CHUN, CHRISTOPHER;REEL/FRAME:013926/0857 Effective date: 20030327 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040652/0180 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041354/0148 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |