US20040196973A1 - Scrambler and scrambling method - Google Patents
Scrambler and scrambling method Download PDFInfo
- Publication number
- US20040196973A1 US20040196973A1 US10/828,326 US82832604A US2004196973A1 US 20040196973 A1 US20040196973 A1 US 20040196973A1 US 82832604 A US82832604 A US 82832604A US 2004196973 A1 US2004196973 A1 US 2004196973A1
- Authority
- US
- United States
- Prior art keywords
- data
- bits
- registers
- scrambling method
- values
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/12—Formatting, e.g. arrangement of data block or words on the record carriers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
- G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/234—Processing of video elementary streams, e.g. splicing of video streams, manipulating MPEG-4 scene graphs
- H04N21/2347—Processing of video elementary streams, e.g. splicing of video streams, manipulating MPEG-4 scene graphs involving video stream encryption
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/426—Internal components of the client ; Characteristics thereof
- H04N21/42646—Internal components of the client ; Characteristics thereof for reading from or writing on a non-volatile solid state storage medium, e.g. DVD, CD-ROM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/91—Television signal processing therefor
- H04N5/913—Television signal processing therefor for scrambling ; for copy protection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/16—Analogue secrecy systems; Analogue subscription systems
- H04N7/167—Systems rendering the television signal unintelligible and subsequently intelligible
- H04N7/1675—Providing digital key or authorisation information for generation or regeneration of the scrambling sequence
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B2220/00—Record carriers by type
- G11B2220/20—Disc-shaped record carriers
- G11B2220/25—Disc-shaped record carriers characterised in that the disc is based on a specific recording technology
- G11B2220/2537—Optical discs
- G11B2220/2579—HD-DVDs [high definition DVDs]; AODs [advanced optical discs]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/91—Television signal processing therefor
- H04N5/913—Television signal processing therefor for scrambling ; for copy protection
- H04N2005/91357—Television signal processing therefor for scrambling ; for copy protection by modifying the video signal
- H04N2005/91364—Television signal processing therefor for scrambling ; for copy protection by modifying the video signal the video signal being scrambled
Definitions
- the present invention relates to data scrambling, and more particularly, to a scrambler and a scrambling method appropriate for a high density disc system.
- data scrambling In general, the goal of data scrambling is to protect data from users who do not have key. For telecommunications, data scrambling is a widely used randomizing method for security communications purposes.
- An optical disc system using an optical disc such as a compact disc-read only memory (CD-ROM) or a digital versatile disc (DVD), adopts a random data generator which randomizes certain data input into a scrambler.
- CD-ROM compact disc-read only memory
- DVD digital versatile disc
- the first reason for scrambling input data in an optical disc system is to smoothly perform tracking control using differential phase detection (DPD). If identical data are input and the same modulated codes of the identical data are recorded in neighboring tracks on a disc, DPD signals are not detected during reproduction and tracking control in a servo unit becomes difficult. For example, in an unscrambled CD-audio disc, DPD control becomes difficult in a section between songs (a section in which data are all “00h”).
- DPD differential phase detection
- the second reason for scrambling is to help reduce a burden to control suppression of a direct current (DC) component in a modulator.
- DC direct current
- DSV digital sum value
- the DSV is a parameter for predicting the DC direction, and it is preferable that a modulated code word has a characteristic of converging into a DC value.
- the third reason for scrambling is to protect certain data.
- scrambling is performed on all data except synchronization data.
- FIG. 2 illustrates a circuit diagram of a scrambler in a DVD system, in which an exclusive-or (XOR) gate 10 and 15 registers r 0 through r 14 for supplying random data are referred to as a random data generator.
- the random data generator and XOR gates 11 through 18 are referred to as a scrambler.
- the 15 registers r 0 through r 14 in FIG. 2 perform left shifting in synchronization with a clock signal for scrambling, which is not shown in FIG. 2.
- an XOR value obtained from XOR gate 10 by XORing the output of the most significant register r 14 and the output of the 11 th lowest register r 10 becomes an input value to the least significant register r 0 .
- the cycle of random data generation of the random data generator in FIG. 2 is 32 K (kilobytes), and matches the 32 K-size of 1 error correction code (ECC) block of a DVD. That is, random data without a periodicity are generated in one ECC block, and after left-shifting the 15 registers r 0 through r 14 8 times, the result D 01 through D 07 of XORing each of the 8 outputs of the lower registers r 0 through r 7 and 1-byte input data D 0 through D 7 in XOR gates 11 through 18 is obtained as the result of scrambling.
- the data clock speed of XOR gates 11 through 18 is an eighth of the scramble clock speed of the registers r 0 through r 14 , which is not shown in FIG. 2.
- registers r 0 through r 14 are initialized by preset values, referring to the upper significant 4 bits (ID 7:4) in the last one byte in a 4-byte identification code (ID) allocated to each sector.
- ID 7:4 the upper significant 4 bits
- ID the upper significant 4 bits allocated to each sector.
- selection of initial values needs to be handled carefully. That is, even if identical data are input, random data must be generated using the identical initial value in a sector, and random data in this sector are repeated by the identical initial value for one ECC block (16 sectors).
- a data scrambler for a high density optical recording/reproducing apparatus having a random data generator which generates random data having a random data generation cycle based on a result obtained by multiplying at least a size of a first data frame by a result obtained by dividing a data amount of two tracks in an outermost circumference by a size of a second data frame
- a data scrambling method using a random data generator for a high density optical recording/reproducing apparatus comprising generating random data having a random data generation cycle based on a result by multiplying at least the size of a first data frame by a result, which is obtained by dividing a data amount of two tracks in an outermost circumference of a disc by a size of a second data frame.
- FIG. 1 is a general diagram showing an inner circumference and an outer circumference of a disc
- FIG. 2 illustrates a circuit diagram of a scrambler in a general digital versatile disc (DVD) system
- FIG. 3 is a table showing initial values used in registers shown in FIG. 2;
- FIG. 4 illustrates a circuit diagram of an embodiment of a scrambler for a high density disc system according to the present invention
- FIG. 5 is a table showing initial values of registers used in the 8-bit shift-scrambler shown in FIG. 4;
- FIG. 6 illustrates a generalized circuit diagram of a scrambler for high density disc system to explain the present invention
- FIG. 7 is a table showing branch values when a random data cycle is 64 K and the number of effective branches is 4 in the random data generator shown in FIG. 6;
- FIG. 8 is a table showing initial values of registers used in a 1-bit shift-scrambler for a high density disc system according to the present invention.
- FIG. 9 is a circuit diagram of another embodiment of a scrambler for a high density disc system according to the present invention.
- FIG. 10 is a table showing the control values for changing the structure of a scrambler, shown in FIG. 9, in the units of 4 K cycle.
- the structure of a scrambler changes depending on whether or not the size of a sector will be 2 KB, or 4 KB, or whether or not the size of an ECC block will be 32 sectors, or 16 sectors, which will now be explained in detail.
- the initial value of each sector in an ECC block can be set to an identical value.
- a periodicity equal to or more than 564 K is needed.
- the initial value of each sector in an ECC block can be set to an identical value.
- the structure of the scrambler in a general DVD as shown in FIG. 2 cannot be used.
- the present invention proposes three types of scramblers, having a cycle of random data generation equal to or greater than 64 K.
- FIG. 4 The first structure of a scrambler according to the present invention is shown in FIG. 4, and the structure of the scrambler for an HD-DVD system has some similarities to that of a scrambler for a general DVD system shown in FIG. 2.
- 16-bit random data is generated in 16 registers r 0 through r 15 , and the result D 01 through D 07 of scrambling through XOR gates 111 through 118 1-byte of input data D 0 through D 7 and outputs of the lower 8 registers r 0 through r 7 is provided.
- the XOR gate 103 XORs the output of the most significant register r 15 and the output of the register r 13
- the XOR gate 102 XORs the output of the XOR gate 103 and the output of the register r 12
- the XOR gate 101 XORs the output of the XOR gate 102 and the output of the register r 10 and feeds back its output to the least significant register r 0 .
- FIG. 5 is a table showing initial values of registers used in the 8-bit shift-scrambler for an HD-DVD system shown in FIG. 4. Scrambling is performed in units of 1 byte between the bits of the lower 8 registers r 0 through r 7 and 1 byte of input data D 0 through D 7 , after 8-bit left-shifting the output of the registers r 0 through r 15 .
- FIGS. 6 and 7 a generalized structure of a scrambler shown in FIG. 4 and mentioned in the above application will now be described in order to help explain the present invention.
- a branch table 200 shown in FIG. 7, of a scrambler shown in FIG. 6 stores the branch values B o0 through B o15 for all possible cases when the number of effective branches of the XOR gates G 0 through G 15 of a random data generator is 4.
- the scrambler in FIG. 4 is implemented in a simple structure in a case where the value of a branch is “B400h”.
- the multiplexors m 0 through m 15 receive the 16 output bits B o0 through B o15 , respectively, according to the selected branch value, as a selection signal.
- values of the outputs B o0 through B o15 of the branch table 200 are “1”
- corresponding multiplexors of m 0 through m 15 supply “0”, which is input to the first input end (A), to one end of corresponding XOR gates G 0 through G 15 , as an output signal Mo 0 through Mo 15 .
- Corresponding XOR gates G 0 through G 15 output values of S 0 through S 15 of each corresponding register r 0 through r 15 , which are input to the other end of each XOR gate G 0 through G 15 , without change, and the accumulated output value of XOR gate G 0 is finally fed back and input to the least significant register r 0 .
- the second structure of a scrambler according to the present invention has the same structure as the scrambler shown in FIG. 4 or FIG. 6. As shown in FIG. 8, however, since its scrambling is performed in units of the lower 8 bits of registers r 0 through r 7 and 1 byte input data after left-shifting every one bit, the initial values of registers r 0 through r 15 , which are determined by the upper 4 bits (ID(7:4)) of the last byte in a 4-byte identification code (ID), which is allocated to each sector, are different from the initial values shown in FIG. 5.
- the initial values in FIG. 8 are the initial values used in the scrambler of FIG. 4.
- the second structure of a scrambler according to the present invention has merit in that a serial structure as shown in FIG. 4 or FIG. 6 need not be changed into a parallel structure in response to a need for high speed.
- FIG. 9 The third structure of a scrambler according to the present invention is shown in FIG. 9. While the structure of the scramblers in FIG. 4 and FIG. 6 have registers r 0 through r 15 for generating random data having a 64 K cycle and perform scrambling with changing initial values in each sector, the scrambler in FIG. 9 has 16 kinds of decoding values, each for generating random data having a 4 K cycle, and changes the effective structure of a random data generator according to the upper 4 bits (ID(7:4)) of the last byte in a 4-byte identification code (ID) which is allocated to each sector.
- ID(7:4) the upper 4 bits
- ID 4-byte identification code
- the scrambler of FIG. 9 has a random data generator having a 4 ⁇ 16 decoder 300 , 12 multiplexors m 0 through m 11 , 12 XOR gates G 0 through G 11 , and 12 registers r 0 through r 11 , and the scrambler further has XOR gates 301 through 308 for outputting the result D 01 through D 07 of scrambling by XORing 8-bits of input data D 0 through D 7 and the outputs of the lower 8 registers r 0 through r 7 , respectively.
- the 12 multiplexors can be collectively referred to as a selection output circuit, which selectively outputs “0” or the output of each register according to the 12-bit output of the 4 ⁇ 16 decoder 300 , and the 12 XOR gates G 0 through G 11 be referred to as a logic circuit, which supplies the 12-bit result of XORing to the least significant register r 0 .
- the scrambler 300 for controlling changes in the structure of the 16 scrambler configurations (in the scrambler, since the logical existence of each of the multiplexors M 0 through M 11 can be controlled by the bit values B 0 through B 11 input thereinto from the 4 ⁇ 16 decoder 300 , although the scrambler maintains the same physical structure, it can be configured in 16 different ways) according to the upper 4 bits (ID(7:4)) of the last 1 byte in a 4-byte identification code allocated to each sector is input every one ECC block, the 4 ⁇ 16 decoder 300 in FIG. 9 supplies a 12-bit output corresponding to the control value, and among the 12-bit output Bo 0 through Bo 11 , only those branches which have “1” are effective.
- the 4 ⁇ 16 decoder can output 16 kinds of decoding values according to its 4-bit inputs.
- the initial values of registers r 0 through r 11 are set in units of one ECC block, and, for example, the initial values are set to “001h”.
- the multiplexors m 0 through m 11 receive the 12 output bits B o0 through B o11 as a selection signal, and when values of the outputs B o0 through B 011 of the 4 ⁇ 16 decoder 300 are “1”, corresponding multiplexors m 0 through m 11 supply “0”, which is input to the first input end (A), to one end of corresponding XOR gates of G 0 through G 11 , as an output signal Mo 0 through Mo 11 .
- Corresponding XOR gates of G 0 through G 11 output values of S 0 through S 11 of each corresponding register r 0 through r 11 , which are input to the other end of each XOR gate G 0 through G 15 , without change, and the accumulated output value of XOR gate G 0 is fed back and input to the least significant register r 0 .
- the structure of a scrambler can be changed depending on the capacity of the innermost circumference track, the capacity of the outermost circumference track, the size of a sector and the size of an ECC block. That is, a system using an HD-DVD, in which the sector size is 2 KB and the ECC block size is 32 sectors, can use the scrambler which is used in a general DVD system, without change. Meanwhile, a system using an HD-DVD, in which the sector size is 4 KB and the ECC block size is 16 sectors, can use one of the three types below.
- N) scrambled data is output when a random generator performs an 8-bit shift: FIG. 4 (FIG. 6)+FIG. 5;
- a first data frame (Data Frame 1 ) is a sector
- a second data frame (Data Frame 2 ) is an ECC block
- the data amount in the first data frame is b
- the data amount in the second data frame is B
- the data amount in the innermost circumference track is A
- the data amount of two tracks in the outermost circumference is C
- the random data generation cycle of the random data generator in a scrambler of an optical system must be equal to or greater than B.
- the same values from the random data generator or the same decoding values can be used while the random data generator does not exceed a ⁇ /B.
- Condition 2)
- a,
- the present invention can be used in equipment using data scrambling, and particularly, can be efficiently used in a high density disc system.
- the scrambling method of the scrambler according to the present invention is advantageous in generating a stable servo signal and suppressing the DC component in modulation in high density optical recording/reproducing apparatuses.
- the scrambler can generate random data having a long cycle of equal to or greater than 64 K, it can be applied to an HD-DVD system.
Abstract
A scrambler and scrambling method. The scrambler has a random data generator which generates random data having a random data generation cycle based on a result obtained by multiplying at least a size of a first data frame by a result obtained by dividing a data amount of two tracks in an outermost circumference of an optical disc by a size of a second data frame. The scrambler is advantageous in generating a stable servo signal and suppressing a DC component in modulation in a high density disc system using the optical disc.
Description
- This application is a continuation of prior U.S. patent application Ser. No. 09/620,462 filed Jul. 2, 2000. This application claims the benefit of Korean Application No. 99-29280, filed Jul. 20, 1999, in the Korean Patent Office, the disclosure of which is incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to data scrambling, and more particularly, to a scrambler and a scrambling method appropriate for a high density disc system.
- 2. Description of the Related Art
- In general, the goal of data scrambling is to protect data from users who do not have key. For telecommunications, data scrambling is a widely used randomizing method for security communications purposes.
- An optical disc system using an optical disc, such as a compact disc-read only memory (CD-ROM) or a digital versatile disc (DVD), adopts a random data generator which randomizes certain data input into a scrambler.
- The first reason for scrambling input data in an optical disc system is to smoothly perform tracking control using differential phase detection (DPD). If identical data are input and the same modulated codes of the identical data are recorded in neighboring tracks on a disc, DPD signals are not detected during reproduction and tracking control in a servo unit becomes difficult. For example, in an unscrambled CD-audio disc, DPD control becomes difficult in a section between songs (a section in which data are all “00h”).
- The second reason for scrambling is to help reduce a burden to control suppression of a direct current (DC) component in a modulator. When identical data are continuously input, digital sum value (DSV) control may be impossible for some values. In order to prevent such worst cases, randomizing is needed. Here, the DSV is a parameter for predicting the DC direction, and it is preferable that a modulated code word has a characteristic of converging into a DC value.
- The third reason for scrambling is to protect certain data. In the case of a CD-ROM, in order to protect a synchronization pattern (00h, FFh, FFh, . . . , FFh, 00h) in data, scrambling is performed on all data except synchronization data.
- Referring to FIG. 1, the periodicity of a scrambler for a general DVD system will now be explained. Since the length of a channel bit is 0.133 m, the physical length of a sector is 5.146 mm (=0.133 m×1488×26), the radius of the innermost circumference of a
disc 5 is 24 mm (as shown in FIG. 1), the track length of the innermost circumference is 150.8 mm (=2πr) and the track capacity of the innermost circumference is 29.3 sectors (=150.8 mm/5.146 mm). In addition, since the radius of the outermost circumference is 58 mm as shown in FIG. 1, the track length of the outermost circumference is 364.42 mm (=2πr) and the track capacity of the outermost circumference is 70.82 sectors (364.42 mm/5.146 mm). - For DPD control, the cycle of random data generation of a scrambler must be equal to or greater than 141.64 sectors (=70.82 sector×2) in the outermost circumference. Identical data repeating within 29.3 sectors in the innermost circumference do not cause any problem in DPD control.
- FIG. 2 illustrates a circuit diagram of a scrambler in a DVD system, in which an exclusive-or (XOR)
gate XOR gates 11 through 18 are referred to as a scrambler. - The 15 registers r0 through r14 in FIG. 2 perform left shifting in synchronization with a clock signal for scrambling, which is not shown in FIG. 2. During the scrambling, an XOR value obtained from
XOR gate 10 by XORing the output of the most significant register r14 and the output of the 11th lowest register r10, becomes an input value to the least significant register r0. - The cycle of random data generation of the random data generator in FIG. 2 is 32 K (kilobytes), and matches the 32 K-size of 1 error correction code (ECC) block of a DVD. That is, random data without a periodicity are generated in one ECC block, and after left-shifting the 15 registers r0 through
r 14 8 times, the result D01 through D07 of XORing each of the 8 outputs of the lower registers r0 through r7 and 1-byte input data D0 through D7 inXOR gates 11 through 18 is obtained as the result of scrambling. Here, the data clock speed ofXOR gates 11 through 18 is an eighth of the scramble clock speed of the registers r0 through r14, which is not shown in FIG. 2. - In the meantime, since scrambling is performed after left-shifting the 15 registers r0 through r14, 8 times, registers r0 through r14 are initialized by preset values, referring to the upper significant 4 bits (ID 7:4) in the last one byte in a 4-byte identification code (ID) allocated to each sector. At this time, selection of initial values needs to be handled carefully. That is, even if identical data are input, random data must be generated using the identical initial value in a sector, and random data in this sector are repeated by the identical initial value for one ECC block (16 sectors).
- As shown in FIG. 3, the first initial value of registers r0 through r14 “0001h” and the result of left-shifting “0001h” 7 times are 0002h, 0004h, 0008h, 0010h, 0020h, 0040h, 0080h; the result of left-shifting 7 times “5500h”, the value of registers r0 through r14 after 16 K (=2 K×8) capacity required for the return of the
values - The scrambler of FIG. 2 uses all of the 32 K of random data generated by the random data generator, and sector data in one ECC block are repeated. However, the scrambler of FIG. 2 does not have the DPD control problem mentioned in FIG. 1. In addition, since random data are generated for one sector during modulation, there is no DSV control. Using the initial values of registers shown in FIG. 3, identical data are not generated contiguously between ECC blocks during 256 sectors (=1 ECC block (16 sectors)×16 times initialization). Therefore, since identical code data do not occur in contiguous tracks in the outermost circumference of a disc, there is no problem in DPD control.
- However, the previous random data generator and the scrambler using the random data generator cannot respond properly when generation of random data having a cycle greater than 32 K and corresponding scrambling are required.
- To solve the above problems, it is an object of the present invention to provide a scrambler appropriate for high density optical disc systems, by controlling the cycle of random data generation.
- It is another object to provide a scrambler which is advantageous in generating stable servo signals and suppressing a direct current (DC) component in modulation.
- It is still another object to provide a method of scrambling which is appropriate for high density optical disc systems, by controlling the cycle of random data generation.
- It is yet still another object to provide a method of scrambling which is advantageous in generating stable servo signals and suppressing a direct current (DC) component.
- Additional objects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
- To accomplish the above and other objects of the present invention, there is provided a data scrambler for a high density optical recording/reproducing apparatus, the data scrambler having a random data generator which generates random data having a random data generation cycle based on a result obtained by multiplying at least a size of a first data frame by a result obtained by dividing a data amount of two tracks in an outermost circumference by a size of a second data frame
- There is also provided a data scrambling method using a random data generator for a high density optical recording/reproducing apparatus, the data scrambling method comprising generating random data having a random data generation cycle based on a result by multiplying at least the size of a first data frame by a result, which is obtained by dividing a data amount of two tracks in an outermost circumference of a disc by a size of a second data frame.
- Additional objects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
- These and other objects and advantages of the invention will become apparent and more readily appreciated from the following description of the preferred embodiments, taken in conjunction with the accompanying drawings of which:
- FIG. 1 is a general diagram showing an inner circumference and an outer circumference of a disc;
- FIG. 2 illustrates a circuit diagram of a scrambler in a general digital versatile disc (DVD) system;
- FIG. 3 is a table showing initial values used in registers shown in FIG. 2;
- FIG. 4 illustrates a circuit diagram of an embodiment of a scrambler for a high density disc system according to the present invention;
- FIG. 5 is a table showing initial values of registers used in the 8-bit shift-scrambler shown in FIG. 4;
- FIG. 6 illustrates a generalized circuit diagram of a scrambler for high density disc system to explain the present invention;
- FIG. 7 is a table showing branch values when a random data cycle is 64 K and the number of effective branches is 4 in the random data generator shown in FIG. 6;
- FIG. 8 is a table showing initial values of registers used in a 1-bit shift-scrambler for a high density disc system according to the present invention;
- FIG. 9 is a circuit diagram of another embodiment of a scrambler for a high density disc system according to the present invention; and
- FIG. 10 is a table showing the control values for changing the structure of a scrambler, shown in FIG. 9, in the units of 4 K cycle.
- Reference will now made in detail to the present preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The embodiments are described below in order to explain the present invention by referring to the figures.
- Hereinafter, embodiments of the present invention will be described in detail with reference to the attached drawings. The present invention is not restricted to the following embodiments, and many variations are possible within the spirit and scope of the present invention. The embodiments of the present invention are provided in order to more completely explain the present invention to anyone skilled in the art. Like reference numerals refer to like elements throughout.
- First, the periodicity of the scrambler in a high density DVD system will be explained.
- When it is assumed that compared to a general DVD, an HD-DVD has the same innermost circumference and outermost circumference, but has a line density which is twice as high, the track length of the innermost circumference is 150.8 mm (=2π×24 mm), the track capacity of the innermost circumference is about 120 KB (=60×2 KB), the track length of the outermost circumference is 364.42 mm (=2π×58 mm), and the track capacity of the outermost circumference is about 284 KB (=142×2 KB).
- When it is assumed that the line density of an HD-DVD is twice as high as that of a DVD, the cycle of random data generation of a scrambler in the outermost circumference must be equal to or greater than 564 (=284 K×2) in order to control DPD, and even when identical data are repeated within 120 K, no DPD control problem occurs in the innermost circumference.
- However, in an HD-DVD, the structure of a scrambler changes depending on whether or not the size of a sector will be 2 KB, or 4 KB, or whether or not the size of an ECC block will be 32 sectors, or 16 sectors, which will now be explained in detail.
- First, for the structure of a scrambler for an HD-DVD system having 2 KB for a sector and 32 sectors for an ECC block, the scrambler for a general DVD system shown in FIG. 2 can be used.
- That is, since 120 K, the track capacity of the innermost circumference, is greater than one ECC block (64 KB) and smaller than two ECC blocks (128 KB), the initial value of each sector in an ECC block can be set to an identical value. In order to prevent repeating of the same data of two tracks in the outermost circumference, a periodicity equal to or more than 564 K is needed. With only 16 initial values, the cycle of random data generation becomes 1024 K (=1 ECC block (64 KB)×16), which is greater than 564 KB and causes no problem. Therefore, the same structure as that of the scrambler for a general DVD system shown in FIG. 2 can be used for an HD-DVD system.
- Next, for the structure of a scrambler having 4 KB for a sector and 16 sectors for an ECC block, the scrambler for a general DVD system cannot be used, and the structure of a scrambler must be changed.
- Since 120 K, the track capacity of the innermost circumference, is greater than one ECC block (64 KB) and smaller than two ECC blocks (128 KB), the initial value of each sector in an ECC block can be set to an identical value.
- Also, in the outermost circumference, in order to obtain a periodicity equal to or more than 564 K, the cycle of random data generation becomes 1024 K (=1 ECC block (64 KB)×16) with only 16 initial values, which causes no problem. However, since the cycle of random data generation of the random data generator of the scrambler must be equal to or greater than 64 KB (=1 sector (4 KB)×16), the structure of the scrambler in a general DVD as shown in FIG. 2 cannot be used.
- Therefore, the present invention proposes three types of scramblers, having a cycle of random data generation equal to or greater than 64 K.
- The first structure of a scrambler according to the present invention is shown in FIG. 4, and the structure of the scrambler for an HD-DVD system has some similarities to that of a scrambler for a general DVD system shown in FIG. 2.
- That is, 16-bit random data is generated in 16 registers r0 through r15, and the result D01 through D07 of scrambling through
XOR gates 111 through 118 1-byte of input data D0 through D7 and outputs of the lower 8 registers r0 through r7 is provided. TheXOR gate 103 XORs the output of the most significant register r15 and the output of the register r13, theXOR gate 102 XORs the output of theXOR gate 103 and the output of the register r12, and theXOR gate 101 XORs the output of theXOR gate 102 and the output of the register r10 and feeds back its output to the least significant register r0. - FIG. 5 is a table showing initial values of registers used in the 8-bit shift-scrambler for an HD-DVD system shown in FIG. 4. Scrambling is performed in units of 1 byte between the bits of the lower 8 registers r0 through r7 and 1 byte of input data D0 through D7, after 8-bit left-shifting the output of the registers r0 through r15. Therefore, for the initial values of the registers, 0001h and the values obtained by left-shifting 0001h (0002h, 0004h, 0008h, 0010h, 0020h, 0040h, 0080h), and 7E80h, which is the result of registers r0 through r15 after 32 K (4 K×8 times) that is required for returning these values, and the values obtained by left-shifting 7E80h (FF01h, FE02h, FC04h, F808h, F011h, E023h, C046h) are used.
- Here, diverse examples of scramblers adopting a random data generator having a 64 K random data generation cycle, as shown in FIG. 4, are disclosed in the Korean Patent Application No. 99-27886, filed by the present applicant on 10 Jul. 1999, under the title of “Random Data Generator and a Scrambler Using the Random Data Generator”.
- Referring to FIGS. 6 and 7, a generalized structure of a scrambler shown in FIG. 4 and mentioned in the above application will now be described in order to help explain the present invention.
- For example, a branch table200, shown in FIG. 7, of a scrambler shown in FIG. 6 stores the branch values Bo0 through Bo15 for all possible cases when the number of effective branches of the XOR gates G0 through G15 of a random data generator is 4. The scrambler in FIG. 4 is implemented in a simple structure in a case where the value of a branch is “B400h”.
- In FIG. 6, when any one value stored in the branch table200 is selected, the multiplexors m0 through m15 receive the 16 output bits Bo0 through Bo15, respectively, according to the selected branch value, as a selection signal. When values of the outputs Bo0 through Bo15 of the branch table 200 are “1”, corresponding multiplexors of m0 through m15 supply “0”, which is input to the first input end (A), to one end of corresponding XOR gates G0 through G15, as an output signal Mo0 through Mo15. Corresponding XOR gates G0 through G15 output values of S0 through S15 of each corresponding register r0 through r15, which are input to the other end of each XOR gate G0 through G15, without change, and the accumulated output value of XOR gate G0 is finally fed back and input to the least significant register r0.
- In addition, when values of the outputs Bo0 through Bo15 of the branch table 200 are “0”, corresponding multiplexors of m0 through m15 supply the outputs S0 through S15 of each register r0 through r15, which is input to the second input end (B), as its own output signal Mo0 through Mo15. Then, corresponding XOR gates of G0 through G15 XOR S0 through S15, which is the output of each multiplexor m0 through m15, and S0 through S15, which is the output of each register r0 through r15. At this time, since the outputs of corresponding XOR gates G0 through G15 finally become “0”, no feedback value is input to the least significant register r0.
- By doing so, 64 K random data from each register r0 through r15 are generated during one ECC block, and the result D01 through D07 of scrambling by
XORing 8 bits of input data D0 through D7 and the outputs of the lower 8 registers r0 through r7, respectively, inXOR gates 201 through 208, respectively, is provided. - Here, if the number of registers is 16, the cycle of random data becomes 216 (=approximately 64 K), and if the number of registers is n, the cycle of random data can be expanded to 2n.
- The second structure of a scrambler according to the present invention has the same structure as the scrambler shown in FIG. 4 or FIG. 6. As shown in FIG. 8, however, since its scrambling is performed in units of the lower 8 bits of registers r0 through r7 and 1 byte input data after left-shifting every one bit, the initial values of registers r0 through r15, which are determined by the upper 4 bits (ID(7:4)) of the last byte in a 4-byte identification code (ID), which is allocated to each sector, are different from the initial values shown in FIG. 5. The initial values in FIG. 8 are the initial values used in the scrambler of FIG. 4.
- That is, the first
preset value 0001h and the values (3DADh, D4E7h, FDCAh, EBCCh, 292Eh, 50Fh, 50F0h, BFCAh, 7F80h, D36Eh, BB39h, 5DFFh, A809h, 6647h, 8044h, 0304h) of registers r0 through r15, which are obtained after each 4,096 times left-shifting are used as the initial values, which is different from the initial values of FIG. 5. - The second structure of a scrambler according to the present invention has merit in that a serial structure as shown in FIG. 4 or FIG. 6 need not be changed into a parallel structure in response to a need for high speed.
- The third structure of a scrambler according to the present invention is shown in FIG. 9. While the structure of the scramblers in FIG. 4 and FIG. 6 have registers r0 through r15 for generating random data having a 64 K cycle and perform scrambling with changing initial values in each sector, the scrambler in FIG. 9 has 16 kinds of decoding values, each for generating random data having a 4 K cycle, and changes the effective structure of a random data generator according to the upper 4 bits (ID(7:4)) of the last byte in a 4-byte identification code (ID) which is allocated to each sector.
- The scrambler of FIG. 9 has a random data generator having a 4×16
decoder XOR gates 301 through 308 for outputting the result D01 through D07 of scrambling by XORing 8-bits of input data D0 through D7 and the outputs of the lower 8 registers r0 through r7, respectively. Here, the 12 multiplexors can be collectively referred to as a selection output circuit, which selectively outputs “0” or the output of each register according to the 12-bit output of the 4×16decoder 300, and the 12 XOR gates G0 through G11 be referred to as a logic circuit, which supplies the 12-bit result of XORing to the least significant register r0. - When one of the control values (829h, 834h, 84Ch, 868h, 883h, 891h, 8B0h, 8C2h, 906h, 960h, 990h, A03h, A18h, B04h, C48h, CA0h), as shown in FIG. 10, for controlling changes in the structure of the 16 scrambler configurations (in the scrambler, since the logical existence of each of the multiplexors M0 through M11 can be controlled by the bit values B0 through B11 input thereinto from the 4×16
decoder 300, although the scrambler maintains the same physical structure, it can be configured in 16 different ways) according to the upper 4 bits (ID(7:4)) of the last 1 byte in a 4-byte identification code allocated to each sector is input every one ECC block, the 4×16decoder 300 in FIG. 9 supplies a 12-bit output corresponding to the control value, and among the 12-bit output Bo0 through Bo11, only those branches which have “1” are effective. The 4×16 decoder canoutput 16 kinds of decoding values according to its 4-bit inputs. Here, the initial values of registers r0 through r11 are set in units of one ECC block, and, for example, the initial values are set to “001h”. - The multiplexors m0 through m11 receive the 12 output bits Bo0 through Bo11 as a selection signal, and when values of the outputs Bo0 through B011 of the 4×16
decoder 300 are “1”, corresponding multiplexors m0 through m11 supply “0”, which is input to the first input end (A), to one end of corresponding XOR gates of G0 through G11, as an output signal Mo0 through Mo11. Corresponding XOR gates of G0 through G11 output values of S0 through S11 of each corresponding register r0 through r11, which are input to the other end of each XOR gate G0 through G15, without change, and the accumulated output value of XOR gate G0 is fed back and input to the least significant register r0. - In addition, when values of the outputs Bo0 through Bo11 of the 4×16
decoder 300 are “0”, corresponding multiplexors of m0 through m11 supply the outputs S0 through S11 of each corresponding register r0 through r11, which is input to the second input end of the second input end (B), as its own output signal Mo0 through Mo11. Then, corresponding XOR gates of G0 through G11 XOR S0 through S11, which are the output of each multiplexor m0 through m11, and S0 through S11, which are the output of the corresponding registers r0 through r11. At this time, since the output of the corresponding XOR gates G0 through G11 finally become “0”, no feedback value is input to the least significant register r0. - By doing so, 4 K of random data from each register r0 through r11 are generated in units of a sector, and the result D01 through D07 of scrambling by XORing 1 byte of input data D0 through D7 and each output of the lower 8 registers r0 through r7 in
XOR gates 301 through 308 is provided. - Thus, the structure of a scrambler can be changed depending on the capacity of the innermost circumference track, the capacity of the outermost circumference track, the size of a sector and the size of an ECC block. That is, a system using an HD-DVD, in which the sector size is 2 KB and the ECC block size is 32 sectors, can use the scrambler which is used in a general DVD system, without change. Meanwhile, a system using an HD-DVD, in which the sector size is 4 KB and the ECC block size is 16 sectors, can use one of the three types below.
- N) scrambled data is output when a random generator performs an 8-bit shift: FIG. 4 (FIG. 6)+FIG. 5;
- Ii) scrambled data is output when a random data generator performs a 1-bit shift: FIG. 4 (FIG. 6)+FIG. 8; or
- Iii) a random data generator whose structure can be changed according to the decoding values: FIG. 9+FIG. 10.
- In the meantime, the conditions for the random data generation cycle of a random data generator used in a scrambler for an optical disc system will now be explained.
- When it is assumed that a first data frame (Data Frame1) is a sector, a second data frame (Data Frame 2) is an ECC block, the data amount in the first data frame is b, the data amount in the second data frame is B, the data amount in the innermost circumference track is A, and the data amount of two tracks in the outermost circumference is C, the
following condition 1,condition 2, andcondition 3 must be met, and the random data generation cycle of the random data generator in a scrambler of an optical system must be equal to or greater than B. The same values from the random data generator or the same decoding values can be used while the random data generator does not exceed a×/B. - Condition 1)
Data Frame 2=n×Data Frame 1, n is an integer - Condition 2) |A/B|=a, |A/B| represents the integer part of |A/B|.
- Condition 3) b×C/B=B.
- When
Data Frame 1=2 K (b),Data Frame 2=32 K (B), and the data amount of two tracks in the outermost circumference=284 K (C), a random data generation cycle must be equal to or greater than 17.75 K (=2 K×284/32 K), and the random data generation cycle of a scrambler in an actual DVD is 32 K. |A/B|=int |60 K/32 K|=a=1, a×B=32 K. Therefore, it is possible to use an initial value or a decoding value which the random data generator cycle does not exceed 32 K. - When
Data Frame 1=4 K (b),Data Frame 2=64 K (B), and the data amount of two tracks in the outermost circumference=568 K (C), a random data generation cycle must be equal to or greater than 35.5 K (=4 K×568/64 K). Since a=int |120 K/64 K|=1, it is possible to use an initial value or a decoding value while the random data generation cycle does not exceed 64 K. - When
Data Frame 1=8 K (b),Data Frame 2=64 K (B), and the data amount of two tracks in the outermost circumference=568 K (C), a random data generation cycle must be equal to or greater than 71 K (=8 K×568/64 K). Since a=int |120 K/64 K|=1, it is possible to use an initial value or a decoding value while the random data generation cycle does not exceed 64 K. - When
Data Frame 1=2 K (b),Data Frame 2=64 K (B), and the data amount of two tracks in the outermost circumference=568 K (C), a random data generation cycle must be equal to or greater than 17.75 K (=4 K×568/64 K), and the scrambler of a general DVD system can be used. Since a=int |120 K/64 K|=1, it is possible to use an initial value or a decoding value while the random data generation cycle does not exceed 64 K. - The present invention can be used in equipment using data scrambling, and particularly, can be efficiently used in a high density disc system.
- The scrambling method of the scrambler according to the present invention is advantageous in generating a stable servo signal and suppressing the DC component in modulation in high density optical recording/reproducing apparatuses. In addition, since the scrambler can generate random data having a long cycle of equal to or greater than 64 K, it can be applied to an HD-DVD system.
- Although a few preferred embodiments of the present invention have been shown and described, it would be appreciated by those skilled in the art that changes may be made in this embodiment without departing from the principles and spirit of the invention, the scope of which is defined in the claims and their equivalents.
Claims (15)
1. A data scrambling method using a random data generator for a high density optical recording/reproducing apparatus using an optical disc, the data scrambling method comprising:
generating random data having a random data generation cycle based on a result by multiplying at least a size of a first data frame by a result, which is obtained by dividing a data amount of two tracks in an outermost circumference of the optical disc by a size of a second data frame.
2. The data scrambling method of claim 1 , wherein the size of the first data frame is a sector, and the size of the second data frame is an error correction block.
3. The data scrambling method of claim 1 , wherein the random data generation cycle is at least as great as the result obtained by multiplying at least the size of the first data frame by the result obtained by dividing the data amount of the two tracks in the outermost circumference of the optical disc by the size of the second data frame.
4. The data scrambling method of claim 1 , wherein the generating of the random data comprises shift-storing, n bits in registers and then, generating random data, wherein a total of n values are used as initial values, including a first initial value, first register values, which are obtained by shifting the first initial value 7 times, a second initial value immediately after a capacity required for return of the first initial value and the first register values, and second register values, which are obtained by shifting the second initial value 7 times,
wherein the data scrambling method further comprises exclusive-ORing outputs of a predetermined number of least significant ones of the registers and input data in units of byte.
5. The data scrambling method of claim 1 , wherein the generating of the random data comprises shift-storing n bits in registers and then, generating random data, wherein a total of n values are used as initial values, including a first initial value and register values which are supplied in each 4 K times left-shifting of the first initial value;
wherein the data scrambling method further comprises exclusive-ORing outputs of a predetermined number of least significant ones of the registers and input data in units of bit.
6. The data scrambling method of claim 1 , wherein the generating of the random data comprises newly setting initial values in units of an error correction block of registers generating random data in units of a sector, corresponding to 16 kinds of control values supplied in units of the error correction block,
wherein the data scrambling method further comprises exclusive-ORing outputs of a predetermined number of least significant ones of the registers and input data in units of byte.
7. The data scrambling method of claim 4 , wherein:
the size of the first data frame is a sector and the size of the second data frame is an error correction block; and
the method further comprising determining the initial values by an upper 4 bits of a last byte in a 4-byte identification code which is allocated in each of a plurality of the first data frames.
8. The data scrambling method of claim 5 , wherein:
the size of the first data frame is a sector and the size of the second data frame is an error correction block; and
the method further comprising determining the initial values by an upper 4 bits of a last byte in a 4-byte identification code which is allocated in each of a plurality of the first data frames.
9. The data scrambling method of claim 1 , wherein the generating of the random data comprises shift-storing n bits in registers and then, generating random data, wherein a total of n values are used as initial values, including a first initial value and register values, which are supplied in each 4 K left-shifting of the first initial value;
wherein the data scrambling method further comprises supplying exclusive-ORing outputs of a predetermined number of least significant ones of the registers and input data in units of byte.
10. The data scrambling method of claim 1 , wherein the generating of the random data comprises:
selectively outputting n bits as valid and invalid bits in response to input m bits;
shifting and storing the n bits in serially arranged registers, to generate shifted n bits as the random data;
selecting a predetermined value or the shifted n bits for ones of the shifted n bits, to generate a selection signal; and
performing XOR operations on the ones of the shifted n bits, the ones of the shifted n bits, and an output of an adjacent more significant one of the logic circuits, and feeding back the output associated with a least significant of the ones of the shifted n bits to a least significant one of the registers.
11. The data scrambling method of claim 10 , further comprising:
performing XOR operations on a plurality of least significant ones of the shifted n bits and corresponding input data bits after 8-bit left-shifting the n bits in the n registers.
12. The data scrambling method of claim 10 , further comprising:
performing XOR operations on a plurality of least significant ones of the shifted n bits and corresponding input data bits after one-bit left shifting of the n bits in the n registers; and
repeating the performing of the XOR operations on the plurality of least significant ones of the shifted n bits and the corresponding input data bits after each of repeated one-bit left shifting of the n bits in the n registers.
13. The data scrambling method of claim 10 , further comprising:
performing XOR operations on a plurality of least significant ones of the shifted n bits and corresponding input data bits after left shifting 4 K times the n bits in the n registers.
14. A data scrambling method comprising:
scrambling data having structure of 2 KB for a sector or a data frame and 64 KB for an ECC block based on random data in a cycle of 32 KB.
15. The method of claim 14 , wherein the scrambling comprises:
shifting left a 15-bit serial register r0 through r14 for generating random data synchronously with a clock input for scrambling;
outputting an exclusive OR value exclusive-ORing output from the higher-most register r14 and output from the lower register r10 to the lower-most register r0,
outputting the result of exclusive-ORing 1-byte input data D0 through D7 and each of the 8 outputs of the lower registers r0 through r7 after left-shifting the 15 bit register r0 through r14 8 times.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/828,326 US20040196973A1 (en) | 1999-07-20 | 2004-04-21 | Scrambler and scrambling method |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990029280A KR100611955B1 (en) | 1999-07-20 | 1999-07-20 | Scrambler |
KR99-29280 | 1999-07-20 | ||
US09/620,462 US7277545B1 (en) | 1999-07-20 | 2000-07-20 | Scrambler and scrambling method |
US10/828,326 US20040196973A1 (en) | 1999-07-20 | 2004-04-21 | Scrambler and scrambling method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/620,462 Continuation US7277545B1 (en) | 1999-07-20 | 2000-07-20 | Scrambler and scrambling method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/847,577 Division US8608666B2 (en) | 2004-04-21 | 2010-07-30 | Surgical instrument aspiration valve |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040196973A1 true US20040196973A1 (en) | 2004-10-07 |
Family
ID=19602923
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/620,462 Expired - Fee Related US7277545B1 (en) | 1999-07-20 | 2000-07-20 | Scrambler and scrambling method |
US10/828,327 Abandoned US20040196974A1 (en) | 1999-07-20 | 2004-04-21 | Scrambler and scrambling method |
US10/828,326 Abandoned US20040196973A1 (en) | 1999-07-20 | 2004-04-21 | Scrambler and scrambling method |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/620,462 Expired - Fee Related US7277545B1 (en) | 1999-07-20 | 2000-07-20 | Scrambler and scrambling method |
US10/828,327 Abandoned US20040196974A1 (en) | 1999-07-20 | 2004-04-21 | Scrambler and scrambling method |
Country Status (5)
Country | Link |
---|---|
US (3) | US7277545B1 (en) |
JP (2) | JP2001067815A (en) |
KR (1) | KR100611955B1 (en) |
CN (2) | CN100358037C (en) |
TW (1) | TW506201B (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100611955B1 (en) * | 1999-07-20 | 2006-08-11 | 삼성전자주식회사 | Scrambler |
CN100399463C (en) * | 2002-09-24 | 2008-07-02 | 联发科技股份有限公司 | Error code detecting device and method of digital laser video disk machine |
KR20050089655A (en) * | 2004-03-05 | 2005-09-08 | 엘지전자 주식회사 | Method for managing and reproducing a file system information of high density optical disc |
TWI449347B (en) * | 2010-12-28 | 2014-08-11 | Realtek Semiconductor Corp | Communication device with energy saving mode and method thereof |
US10372528B1 (en) * | 2014-12-15 | 2019-08-06 | Seagate Technology Llc | Random values from data errors |
US10338890B1 (en) | 2015-01-07 | 2019-07-02 | Seagate Technology Llc | Random values from data errors |
Citations (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4304962A (en) * | 1965-08-25 | 1981-12-08 | Bell Telephone Laboratories, Incorporated | Data scrambler |
US4649419A (en) * | 1982-12-20 | 1987-03-10 | La Radiotechnique | Pseudo-random binary sequency generator |
US4728929A (en) * | 1984-10-01 | 1988-03-01 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for encoding binary data |
US4771429A (en) * | 1986-09-18 | 1988-09-13 | Abbott Laboratories | Circuit combining functions of cyclic redundancy check code and pseudo-random number generators |
US4965881A (en) * | 1989-09-07 | 1990-10-23 | Northern Telecom Limited | Linear feedback shift registers for data scrambling |
US5153885A (en) * | 1989-09-18 | 1992-10-06 | Matsushita Electric Industrial Co., Ltd. | Bit error measuring apparatus |
US5243303A (en) * | 1991-02-01 | 1993-09-07 | Sharp Kabushiki Kaishi | Pseudo-random noise signal generator |
US5377266A (en) * | 1992-07-21 | 1994-12-27 | Matsushita Electric Industrial Co., Ltd. | Scramble apparatus and descramble apparatus |
US5463606A (en) * | 1992-12-22 | 1995-10-31 | Olympus Optical Co., Ltd. | Optical information reading and reproducing apparatus using pseudo DC-free codes |
US5579279A (en) * | 1994-10-15 | 1996-11-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US5615193A (en) * | 1992-02-14 | 1997-03-25 | Sony Corporation | Information recording apparatus and process for recording on a recording medium with pit edges shifted in a step-wise fashion |
US5661707A (en) * | 1993-11-30 | 1997-08-26 | Victor Company Of Japan, Ltd. | Method and apparatus for recording an information signal with scrambling thereof |
US5850382A (en) * | 1996-04-11 | 1998-12-15 | Matsushita Electrical Industrial Co., Ltd. | Optical disk having a rewritable area and a read-only area |
US5898394A (en) * | 1996-07-31 | 1999-04-27 | Matsushita Electric Industrial Co., Ltd. | Code conversion method and apparatus, code recording medium, code recording apparatus and code reproducing apparatus |
US5901159A (en) * | 1995-12-25 | 1999-05-04 | Sony Corporation | Apparatus and method for decoding a coded digital signal |
US5987630A (en) * | 1996-11-12 | 1999-11-16 | Fujitsu Limited | Method of descrambling scrambled data using a scramble pattern and scramble pattern generator |
US5991911A (en) * | 1997-11-14 | 1999-11-23 | Cirrus Logic, Inc. | Concurrent generation of ECC error syndromes and CRC validation syndromes in a DVD storage device |
US5996105A (en) * | 1997-11-14 | 1999-11-30 | Cirrus Logic, Inc. | ECC system employing a data buffer for storing codeword data and a syndrome buffer for storing error syndromes |
US6052815A (en) * | 1997-11-14 | 2000-04-18 | Cirrus Logic, Inc. | ECC system for generating a CRC syndrome over randomized data in a computer storage device |
US6078559A (en) * | 1996-10-23 | 2000-06-20 | Matsushita Electric Industrial Co., Ltd. | Optical disk having read-only and rewritable areas with overlapping formats |
US6125100A (en) * | 1997-09-22 | 2000-09-26 | Sony Corporation | Optical disc having data recorded in an encoded block form for improving error correction capability and an apparatus utilizing such optical disc |
US6205197B1 (en) * | 1995-12-28 | 2001-03-20 | International Business Machines Corporation | Programmable supervisory circuit and applications therefor |
US6204787B1 (en) * | 1999-03-31 | 2001-03-20 | Cirrus Logic, Inc. | Circuits and methods for gain ranging in an analog modulator and systems using the same |
US6240432B1 (en) * | 1998-12-28 | 2001-05-29 | Vanguard International Semiconductor Corporation | Enhanced random number generator |
US20010016862A1 (en) * | 2000-02-23 | 2001-08-23 | Yasuo Saito | Parallel random pattern generator circuit and scramble circuit and descramble circuit using the same |
US20010018741A1 (en) * | 1997-07-17 | 2001-08-30 | Hogan Josh N. | Method and apparatus for performing data encryption and error code correction |
US6330292B1 (en) * | 1997-11-11 | 2001-12-11 | Telefonaktiebolaget Lm Ericsson | Reduced power matched filter |
US20020064277A1 (en) * | 2000-11-28 | 2002-05-30 | Pioneer Corporation | Data recording method, data recording apparatus, data reproduction method and data reproduction apparatus |
US6577647B1 (en) * | 1998-07-06 | 2003-06-10 | Nec Corporation | Synchronization system and method, and recording medium |
US20040090887A1 (en) * | 1998-12-07 | 2004-05-13 | Sony Corporation | Optical recording medium, recording apparatus and method for optical recording medium, and reproducing apparatus and method for optical recording medium |
US6748079B1 (en) * | 1998-10-14 | 2004-06-08 | Macrovision Corporation | Method and system for recording data on and reading data from an optical medium |
US7023773B2 (en) * | 2000-11-17 | 2006-04-04 | Lg Electronics Inc. | Apparatus and method of generating optimum recording power for optical recording/reproducing apparatus |
US7092979B1 (en) * | 1999-07-10 | 2006-08-15 | Samsung Electronics Co., Ltd. | Random data generator and scrambler using the same, and method therefore |
US7277545B1 (en) * | 1999-07-20 | 2007-10-02 | Samsung Electronics Co., Ltd. | Scrambler and scrambling method |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4723246A (en) * | 1982-05-11 | 1988-02-02 | Tandem Computers Incorporated | Integrated scrambler-encoder using PN sequence generator |
JPS59107658A (en) * | 1982-12-10 | 1984-06-21 | Nec Corp | Method and apparatus of private talk |
JPS60210044A (en) * | 1984-04-03 | 1985-10-22 | Nec Corp | Transmitting and receiving device of error correction code |
US4888799A (en) * | 1986-01-03 | 1989-12-19 | Scientific Atlanta, Inc. | Scrambling of signals by inversion |
US4827507A (en) * | 1987-06-19 | 1989-05-02 | Motorola, Inc. | Duplex analog scrambler |
JP2967520B2 (en) | 1989-05-10 | 1999-10-25 | 防衛庁技術研究本部長 | Maximum periodic sequence signal generation circuit |
US5031129A (en) | 1989-05-12 | 1991-07-09 | Alcatel Na Network Systems Corp. | Parallel pseudo-random generator for emulating a serial pseudo-random generator and method for carrying out same |
JPH0651957A (en) | 1992-07-31 | 1994-02-25 | Ricoh Co Ltd | Random numbers generator |
JPH03120125A (en) | 1989-10-03 | 1991-05-22 | Minolta Camera Co Ltd | Original paper feeder |
JPH0446413A (en) | 1990-06-14 | 1992-02-17 | Fujitsu Ltd | Random code generating circuit |
JPH0817381B2 (en) | 1992-05-27 | 1996-02-21 | 株式会社毎日放送 | Scramble method and apparatus using arithmetic processing circuit |
JPH06274885A (en) | 1993-03-24 | 1994-09-30 | Victor Co Of Japan Ltd | Recording method for optical disk |
JPH06296279A (en) | 1993-04-09 | 1994-10-21 | Matsushita Electric Ind Co Ltd | Scrambling device and descrambling device |
JPH06309800A (en) | 1993-04-17 | 1994-11-04 | Sony Corp | Data recorder |
JPH07134647A (en) * | 1993-11-09 | 1995-05-23 | Matsushita Electric Ind Co Ltd | Random number generator |
JP2723832B2 (en) | 1994-06-07 | 1998-03-09 | 松下電器産業株式会社 | Optical information recording carrier, optical information recording method, and optical information reproducing apparatus using them |
CN1145939C (en) | 1995-04-10 | 2004-04-14 | 松下电器产业株式会社 | Optical record carrier and method for recording and reproducing signals therefrom |
EP0766245A4 (en) * | 1995-04-12 | 1998-07-22 | Toshiba Kk | Data processing method for generating error correction product code block, data processing method for recording data in recording medium, and data processing device for data |
KR100220636B1 (en) * | 1996-08-31 | 1999-09-15 | 구자홍 | Multi-scrambling method and device for optical disc record/reproduce device |
WO2000055854A1 (en) * | 1999-03-17 | 2000-09-21 | Kabushiki Kaisha Toshiba | Method for recording stream data and its data structure |
JP2001155346A (en) * | 1999-11-26 | 2001-06-08 | Toshiba Corp | Information recording medium, device and method, information reproducing device and method |
-
1999
- 1999-07-20 KR KR1019990029280A patent/KR100611955B1/en not_active IP Right Cessation
-
2000
- 2000-07-05 TW TW089113341A patent/TW506201B/en active
- 2000-07-18 CN CNB2004100987804A patent/CN100358037C/en not_active Expired - Fee Related
- 2000-07-18 CN CNB001201441A patent/CN1200423C/en not_active Expired - Fee Related
- 2000-07-19 JP JP2000219740A patent/JP2001067815A/en active Pending
- 2000-07-20 US US09/620,462 patent/US7277545B1/en not_active Expired - Fee Related
-
2004
- 2004-04-21 US US10/828,327 patent/US20040196974A1/en not_active Abandoned
- 2004-04-21 US US10/828,326 patent/US20040196973A1/en not_active Abandoned
- 2004-08-04 JP JP2004228498A patent/JP2004362769A/en active Pending
Patent Citations (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4304962A (en) * | 1965-08-25 | 1981-12-08 | Bell Telephone Laboratories, Incorporated | Data scrambler |
US4649419A (en) * | 1982-12-20 | 1987-03-10 | La Radiotechnique | Pseudo-random binary sequency generator |
US4728929A (en) * | 1984-10-01 | 1988-03-01 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for encoding binary data |
US4771429A (en) * | 1986-09-18 | 1988-09-13 | Abbott Laboratories | Circuit combining functions of cyclic redundancy check code and pseudo-random number generators |
US4965881A (en) * | 1989-09-07 | 1990-10-23 | Northern Telecom Limited | Linear feedback shift registers for data scrambling |
US5153885A (en) * | 1989-09-18 | 1992-10-06 | Matsushita Electric Industrial Co., Ltd. | Bit error measuring apparatus |
US5243303A (en) * | 1991-02-01 | 1993-09-07 | Sharp Kabushiki Kaishi | Pseudo-random noise signal generator |
US5615193A (en) * | 1992-02-14 | 1997-03-25 | Sony Corporation | Information recording apparatus and process for recording on a recording medium with pit edges shifted in a step-wise fashion |
US5377266A (en) * | 1992-07-21 | 1994-12-27 | Matsushita Electric Industrial Co., Ltd. | Scramble apparatus and descramble apparatus |
US5636279A (en) * | 1992-07-21 | 1997-06-03 | Matsushita Electric Industrial Co., Ltd. | Scramble apparatus and descramble apparatus |
US5463606A (en) * | 1992-12-22 | 1995-10-31 | Olympus Optical Co., Ltd. | Optical information reading and reproducing apparatus using pseudo DC-free codes |
US5661707A (en) * | 1993-11-30 | 1997-08-26 | Victor Company Of Japan, Ltd. | Method and apparatus for recording an information signal with scrambling thereof |
US5579279A (en) * | 1994-10-15 | 1996-11-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US5901159A (en) * | 1995-12-25 | 1999-05-04 | Sony Corporation | Apparatus and method for decoding a coded digital signal |
US6205197B1 (en) * | 1995-12-28 | 2001-03-20 | International Business Machines Corporation | Programmable supervisory circuit and applications therefor |
US6618711B1 (en) * | 1995-12-28 | 2003-09-09 | International Business Machines Corporation | Programmable supervisory circuit and applications thereof |
US5850382A (en) * | 1996-04-11 | 1998-12-15 | Matsushita Electrical Industrial Co., Ltd. | Optical disk having a rewritable area and a read-only area |
US5898394A (en) * | 1996-07-31 | 1999-04-27 | Matsushita Electric Industrial Co., Ltd. | Code conversion method and apparatus, code recording medium, code recording apparatus and code reproducing apparatus |
US6317407B1 (en) * | 1996-10-23 | 2001-11-13 | Matsushita Electric Industrial Co., Ltd. | Optical disk having read-only and rewritable areas with overlapping formats |
US6078559A (en) * | 1996-10-23 | 2000-06-20 | Matsushita Electric Industrial Co., Ltd. | Optical disk having read-only and rewritable areas with overlapping formats |
US6606294B2 (en) * | 1996-10-23 | 2003-08-12 | Matsushita Electric Industrial Co., Ltd. | Optical disk having read-only and rewritable areas |
US20020131360A1 (en) * | 1996-10-23 | 2002-09-19 | Matsushita Electric Industrial Co., Ltd. | Optical disk |
US6418111B1 (en) * | 1996-10-23 | 2002-07-09 | Matsushita Electric Industrial Co., Ltd. | Optical disk compatible with read-only disk and having read-only and rewritable areas with overlapping formats |
US5987630A (en) * | 1996-11-12 | 1999-11-16 | Fujitsu Limited | Method of descrambling scrambled data using a scramble pattern and scramble pattern generator |
US20010018741A1 (en) * | 1997-07-17 | 2001-08-30 | Hogan Josh N. | Method and apparatus for performing data encryption and error code correction |
US6125100A (en) * | 1997-09-22 | 2000-09-26 | Sony Corporation | Optical disc having data recorded in an encoded block form for improving error correction capability and an apparatus utilizing such optical disc |
US6330292B1 (en) * | 1997-11-11 | 2001-12-11 | Telefonaktiebolaget Lm Ericsson | Reduced power matched filter |
US6052815A (en) * | 1997-11-14 | 2000-04-18 | Cirrus Logic, Inc. | ECC system for generating a CRC syndrome over randomized data in a computer storage device |
US5996105A (en) * | 1997-11-14 | 1999-11-30 | Cirrus Logic, Inc. | ECC system employing a data buffer for storing codeword data and a syndrome buffer for storing error syndromes |
US5991911A (en) * | 1997-11-14 | 1999-11-23 | Cirrus Logic, Inc. | Concurrent generation of ECC error syndromes and CRC validation syndromes in a DVD storage device |
US6577647B1 (en) * | 1998-07-06 | 2003-06-10 | Nec Corporation | Synchronization system and method, and recording medium |
US6748079B1 (en) * | 1998-10-14 | 2004-06-08 | Macrovision Corporation | Method and system for recording data on and reading data from an optical medium |
US20040090887A1 (en) * | 1998-12-07 | 2004-05-13 | Sony Corporation | Optical recording medium, recording apparatus and method for optical recording medium, and reproducing apparatus and method for optical recording medium |
US6801490B1 (en) * | 1998-12-07 | 2004-10-05 | Sony Corporation | Optical recording medium, device and method for recording optical recording medium, and device and method for reproducing optical recorded medium |
US20040218491A1 (en) * | 1998-12-07 | 2004-11-04 | Sony Corporation | Optical recording medium, recording apparatus and method for optical recording medium, and reproducing apparatus and method for optical recording medium |
US7035198B2 (en) * | 1998-12-07 | 2006-04-25 | Sony Corporation | Optical recording medium, recording apparatus and method for optical recording medium, and reproducing apparatus and method for optical recording medium |
US7099258B2 (en) * | 1998-12-07 | 2006-08-29 | Sony Corporation | Optical recording medium, recording apparatus and method for optical recording medium, and reproducing apparatus and method for optical recording medium |
US6240432B1 (en) * | 1998-12-28 | 2001-05-29 | Vanguard International Semiconductor Corporation | Enhanced random number generator |
US6204787B1 (en) * | 1999-03-31 | 2001-03-20 | Cirrus Logic, Inc. | Circuits and methods for gain ranging in an analog modulator and systems using the same |
US7092979B1 (en) * | 1999-07-10 | 2006-08-15 | Samsung Electronics Co., Ltd. | Random data generator and scrambler using the same, and method therefore |
US7277545B1 (en) * | 1999-07-20 | 2007-10-02 | Samsung Electronics Co., Ltd. | Scrambler and scrambling method |
US20010016862A1 (en) * | 2000-02-23 | 2001-08-23 | Yasuo Saito | Parallel random pattern generator circuit and scramble circuit and descramble circuit using the same |
US7023773B2 (en) * | 2000-11-17 | 2006-04-04 | Lg Electronics Inc. | Apparatus and method of generating optimum recording power for optical recording/reproducing apparatus |
US20020064277A1 (en) * | 2000-11-28 | 2002-05-30 | Pioneer Corporation | Data recording method, data recording apparatus, data reproduction method and data reproduction apparatus |
Also Published As
Publication number | Publication date |
---|---|
KR100611955B1 (en) | 2006-08-11 |
CN1200423C (en) | 2005-05-04 |
CN100358037C (en) | 2007-12-26 |
TW506201B (en) | 2002-10-11 |
US20040196974A1 (en) | 2004-10-07 |
JP2001067815A (en) | 2001-03-16 |
CN1281221A (en) | 2001-01-24 |
KR20010010403A (en) | 2001-02-15 |
JP2004362769A (en) | 2004-12-24 |
US7277545B1 (en) | 2007-10-02 |
CN1627422A (en) | 2005-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5917914A (en) | DVD data descrambler for host interface and MPEG interface | |
US6445795B1 (en) | Data recording method and apparatus, data record medium and data reproducing method and apparatus | |
US6278386B1 (en) | Method of inhibiting copying of digital data by encoding decryption date within alternative channel bit selections | |
US6526010B1 (en) | Recording medium, method and apparatus for recording/reproducing information which has been scrambled using a medium identifier and a sector number | |
KR100430697B1 (en) | Signal recording apparatus / signal reproducing apparatus and signal recording medium | |
US4748576A (en) | Pseudo-random binary sequence generators | |
US5231662A (en) | Method and device for enciphering data to be transferred and for deciphering the enciphered data, and a computer system comprising such a device | |
JP3758231B2 (en) | Signal recording apparatus and method, and signal reproducing apparatus and method | |
US7092979B1 (en) | Random data generator and scrambler using the same, and method therefore | |
US7277545B1 (en) | Scrambler and scrambling method | |
JP2001216727A (en) | Information recording medium, recorder, recording method, reproducing device, reproducing method, recording and reproducing method and transmitting method | |
JP2001184787A (en) | Information recording medium, device and method for recording/reproducing information | |
EP0838114B1 (en) | Magnetic-tape recording/reproducing arrangement comprising a coding device | |
KR100611973B1 (en) | Scramble method | |
KR100611974B1 (en) | Recording/reproducing apparatus | |
EP0855638A1 (en) | Method and apparatus for encrypting and for decrypting data arranged in a data sector | |
JP2003016738A (en) | Scramble method of recording information signal and scramble circuit | |
JP3651332B2 (en) | Data processing method and data processing apparatus | |
KR930005438B1 (en) | Parallel processing discrambling circuit of decoding system for cdp | |
KR20050001212A (en) | Method for determining a generation cycle of random data, random data generator therefor, and data scrambler having the same | |
JP3775253B2 (en) | Data recording method and apparatus | |
NL9002069A (en) | Recorder for digital information magnetic record carrier - attaches 1-bit digital word to information words and encodes N plus 1-bit digital information words in at precoder | |
KR19980053245A (en) | Universal Descrambler Using Variable Polynomials |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |