US20040217818A1 - Low noise amplifier - Google Patents
Low noise amplifier Download PDFInfo
- Publication number
- US20040217818A1 US20040217818A1 US10/249,674 US24967403A US2004217818A1 US 20040217818 A1 US20040217818 A1 US 20040217818A1 US 24967403 A US24967403 A US 24967403A US 2004217818 A1 US2004217818 A1 US 2004217818A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- resistor
- node
- inductor
- ground
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003071 parasitic effect Effects 0.000 claims abstract description 12
- 239000003990 capacitor Substances 0.000 claims abstract description 9
- 239000000758 substrate Substances 0.000 claims description 7
- 238000000034 method Methods 0.000 claims description 4
- 230000008569 process Effects 0.000 claims description 4
- 230000008901 benefit Effects 0.000 description 6
- 238000002955 isolation Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/195—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/22—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements by use of cascode coupling, i.e. earthed cathode or emitter stage followed by earthed grid or base stage respectively
- H03F1/223—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements by use of cascode coupling, i.e. earthed cathode or emitter stage followed by earthed grid or base stage respectively with MOSFET's
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/26—Modifications of amplifiers to reduce influence of noise generated by amplifying elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/294—Indexing scheme relating to amplifiers the amplifier being a low noise amplifier [LNA]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/372—Noise reduction and elimination in amplifier
Definitions
- the present invention relates to radio frequency electronics, and more specifically, to a low noise amplifier.
- LNAs Low noise amplifiers
- RF communication systems including wireless computer networks and mobile phones.
- LNAs Low noise amplifiers
- FIG. 1 illustrates a conventional LNA 10 , in which a dashed line separates on-chip components from off-chip ones.
- the LNA 10 includes a transistor 22 having a drain applied with a supply voltage Vdd through a first inductor 26 .
- An input RF signal is applied to a gate of the transistor 22 through a second inductor 28 , while output of the LNA 10 is taken from the drain of the transistor 22 .
- the gate of the transistor 22 is further connected to a current mirror circuit 24 , which provides a predetermined bias current.
- the claimed invention includes a first transistor, a second transistor, an inductor, and a first resistor.
- the gate of the first transistor is connected to an RF input node, and the source is connected to a first ground node.
- the source of the second transistor is connected to a drain of the first transistor.
- the drain of the second transistor is connected to an RF output node, while the gate is connected to a first bias voltage.
- a current mirror circuit connected to the gate of the first transistor for providing a predetermined bias current.
- the inductor is connected between the RF output node and a supply voltage node.
- the first resistor is also connected between the RF output node and the supply voltage node, the first resistor being in parallel with the inductor.
- the resistance of the first resistor is selected such that a ratio of the inductance of the inductor to the resistance of the first resistor results in a resonant frequency seen at the RF output being greater than 1.5 times a predetermined operating frequency.
- a source of a transistor in the current mirror, the first ground node, and a capacitor are each connected to ground through three separate ground paths each having a parasitic inductance.
- the first and second transistors, the inductor, and the first resistor can be formed on a substrate by a CMOS process, the parasitic inductances of the three separate ground paths being substantially entirely provided by three separate off-chip bonding wires.
- the first and second transistors, the inductor, and the first resistor are formed on a substrate by a CMOS process, with the first and second transistors being formed in a single deep N-well.
- the first resistor allows the bandwidth of the LNA to be increased and the operating range to be flattened.
- off-chip bonding wires provide the proper parasitic inductances to the components of the LNA, eliminating the need for specialized on chip inductors.
- FIG. 1 is a circuit diagram of a prior art LNA.
- FIG. 2 is a cross-sectional view of a chip and package for housing the present invention LNA.
- FIG. 3 is a circuit diagram of the present invention LNA.
- FIG. 4 is a graph of quality factor versus frequency for the LNA of FIG. 3
- FIG. 5 is a plan view of a CMOS layout of the transistors of FIG. 3.
- FIG. 6 is a cross-sectional view of FIG. 5.
- FIG. 2 illustrates a CMOS chip 30 .
- the chip 30 includes a package 32 for protectively housing a chip die 34 .
- the die 34 is electrically connected to external contacts 40 of the chip 30 through die contacts 36 and bonding wires 38 .
- the die 34 comprises functional CMOS devices such as a low noise amplifier (LNA) according to the present invention.
- LNA low noise amplifier
- FIG. 3 illustrates an LNA circuit 50 according to the present invention, with the dashed line separating on-chip components from off-chip ones.
- the LNA 50 includes a first transistor 52 , a second transistor 54 , and an inductor 56 and a first resistor 58 in parallel.
- the first and second transistors 52 , 54 have grounded substrates, a drain of first transistor 52 being connected to a source of the second transistor 54 .
- a gate of the first transistor 52 is connected to an RF input node, while a source of the first transistor 52 is connected to a common off-chip ground 70 .
- a gate of the second transistor 54 is connected to a first bias voltage Vb 1 , and a drain is connected to a supply voltage Vdd through the inductor 56 and the first resistor 58 .
- Output of the LNA 50 is taken from the drain of the second transistor 54 .
- the gate of the first transistor 52 is connected to the RF input node through an off-chip bonding wire 60 a , and the source of the first transistor 52 is connected to ground through a similar bonding wire 60 b .
- the bonding wires 60 a , 60 b are similar to the bonding wires 38 of FIG. 2, providing electrical connections to off-chip components.
- the dimensions and material of the bonding wires 60 a , 60 b are specifically selected to provide desired inherent parasitic inductances to the RF input and ground connections respectively. That is, the present invention does not require discrete off-chip inductors to provide these parasitic inductances.
- the LNA 50 further comprises a current mirror circuit 62 , a second resistor 64 , a capacitor 66 , and a capacitor 68 .
- the current mirror 62 is employed to generate a DC current that is a constant multiple of a reference current.
- the current mirror circuit 62 comprises a transistor and resistor and is connected to the gate of the first transistor 52 .
- the included resistor is connected between a gate of the included transistor and the gate of the first transistor 52 , a source of the included transistor is grounded, and a drain of the included transistor is connected to the gate.
- the current mirror circuit 62 receives a second bias voltage Vb 2 at the gate and at a drain of the included transistor.
- the second resistor 64 is disposed between the gate of the second transistor 54 and the first bias voltage Vb 1 .
- the capacitor 66 is connected between the supply voltage Vdd and the off-chip ground 70 .
- the capacitor 68 is connected between the source of the transistor of the current mirror 62 and the gate of the second transistor 54 .
- off-chip bonding wires 60 c and 60 d are provided to ground the current mirror circuit 62 and the capacitor 66 respectively.
- the bonding wires 60 c , 60 d have dimensions and material designed to provide the required parasitic inductances.
- the LNA 50 has three separate on-chip ground paths that are only mutually connected at the off-chip ground 70 .
- the off-chip bonding wires 60 b , 60 c , 60 d provide these three distinct ground paths, and improvements in isolation and stability and reduction of circuit noise is realized.
- the bonding wires 60 a - 60 d replace parasitic inductors found in conventional LNAs, reducing chip area and fabrication costs.
- an RF input signal is applied to the bonding wire 60 a and received at the gate of the first transistor 52 . Then, the input RF signal is amplified according to the first and second bias voltages Vb 1 and Vb 2 , the supply voltage Vdd, and the ratio of the inductance of the inductor 56 to the resistance of the first resistor 58 . Finally, the amplified signal is output at the drain of the second transistor 54 .
- operation of the LNA 50 is similar to that of the prior art, and is well known in the art.
- the ratio of the inductance of the inductor 56 to the resistance of the first resistor 58 is selected such that the resonant frequency seen at the RF output is greater than 1.5 times the operating frequency range.
- the resistor 58 and inductor 56 are specifically selected to reduce the quality factor and improve the bandwidth (curve 82 ), compared with a conventional LNA (curve 80 ).
- a more stable power/voltage gain performance is achieved in the operating frequency range.
- the inductor 56 provides a path having negligible resistance, and allows the precise amount of current in the transistors 54 , 52 to be known.
- the resistor 58 reduces the parasitic resistance of the inductor 56 .
- the first and second transistors 52 , 54 of the present invention LNA 50 can be manufactured using a common deep N-well formed in a suitable substrate.
- FIG. 5 illustrates a plan view
- FIG. 6 illustrates a cross-sectional view of a CMOS structure for forming the first and second transistors 52 , 54 .
- a substrate 90 two P-wells 92 are formed in a single N-well 94 atop a single deep N-well 96 .
- Manufacture and operation of the structure shown in FIG. 5 and FIG. 6 is well known in the art.
- the present invention provides an LNA having a first resistor connected in parallel with an inductor between a supply voltage and a drain of a second transistor.
- the resistance of the first resistor is selected to increase the bandwidth of the LNA and to make the response of the LNA more linear in the operating frequency range.
- the LNA also includes three separate on-chip grounding paths that are only joined to a common ground off-chip by external bonding wires, which are specifically selected to provide suitable parasitic inductances. A similar external bonding wire is also provided for the RF input.
- the bonding wires afford the present invention improved isolation and stability, and reduced noise, and further eliminate a need for specialized on-chip or off-chip inductors.
- the two transistors of the present invention LNA are disposed in a single deep N-well of a CMOS circuit to further reduce noise.
Abstract
A low noise amplifier (LNA) includes first and second transistors, an inductor, and a first resistor. The gate of the first transistor is connected to an RF input node, the source being connected to a first ground node. The source of the second transistor is connected to the drain of the first transistor, the drain of the second transistor being connected to an RF output node and the gate being connected to a first bias voltage. The first resistor and the inductor are connected in parallel between the RF output node and a supply voltage. The first resistor is selected such that the LNA resonant frequency is greater than 1.5 times an operating frequency. In a CMOS circuit, the source of the transistor in the current mirror circuit, the first ground node, and the capacitor are each connected to ground through three separate ground paths having parasitic inductances provided by three off-chip bonding wires.
Description
- 1. Field of the Invention
- The present invention relates to radio frequency electronics, and more specifically, to a low noise amplifier.
- 2. Description of the Prior Art
- Low noise amplifiers (LNAs) are used in a wide variety of applications such as RF communication systems including wireless computer networks and mobile phones. As demand for these systems becomes widespread, the need to improve and refine LNAs increases with the aim of improving performance, reliability, and cost.
- FIG. 1 illustrates a conventional LNA10, in which a dashed line separates on-chip components from off-chip ones. The
LNA 10 includes atransistor 22 having a drain applied with a supply voltage Vdd through afirst inductor 26. An input RF signal is applied to a gate of thetransistor 22 through asecond inductor 28, while output of theLNA 10 is taken from the drain of thetransistor 22. The gate of thetransistor 22 is further connected to acurrent mirror circuit 24, which provides a predetermined bias current. A source of thetransistor 22 is connected to aground 12 via an on-chip node Q that also grounds thecurrent mirror circuit 24. Operation of theLNA 10 is well known in the art with the input RF signal being amplified according to the voltage Vdd, the bias current, and the inductances of theinductors - When the LNA10 is manufactured according to CMOS processes, all the above components are installed on-chip except for the single off-
chip ground 12. U.S. Pat. No. 5,574,405, which is incorporated herein by reference, thoroughly describes the advantages of on-chip components for an LNA similar to that of FIG. 1. Despite these advantages, the on-chip connection at node Q results in poor isolation and stability, and increased susceptibility to noise. Other shortcomings of the LNA 10 include a relatively narrow bandwidth and increased chip area frominductor 28. - Another prior art LNA is described in U.S. Pat. No. 6,198,352, which is incorporated herein by reference. Among other components, such an LNA includes a resistance in place of the
second inductor 28 of theLNA 10. Hence, further disadvantages of this type of LNA include a DC-mode resistance and corresponding power loss, and an uncertainty in the drain voltage of thetransistor 22 or its equivalent. - In summary, prior art LNAs, such as the LNA10, are in need of improvements regarding performance and manufacture in order to provide effective functionality to modern communications devices.
- It is therefore a primary objective of the claimed invention to provide a low noise amplifier having improved structure and manufacturability to solve the above prior art problems.
- Briefly summarized, the claimed invention includes a first transistor, a second transistor, an inductor, and a first resistor. The gate of the first transistor is connected to an RF input node, and the source is connected to a first ground node. The source of the second transistor is connected to a drain of the first transistor. The drain of the second transistor is connected to an RF output node, while the gate is connected to a first bias voltage. Further provided is a current mirror circuit connected to the gate of the first transistor for providing a predetermined bias current. The inductor is connected between the RF output node and a supply voltage node. The first resistor is also connected between the RF output node and the supply voltage node, the first resistor being in parallel with the inductor.
- According to the claimed invention, the resistance of the first resistor is selected such that a ratio of the inductance of the inductor to the resistance of the first resistor results in a resonant frequency seen at the RF output being greater than 1.5 times a predetermined operating frequency.
- According to the claimed invention, a source of a transistor in the current mirror, the first ground node, and a capacitor are each connected to ground through three separate ground paths each having a parasitic inductance. And further, the first and second transistors, the inductor, and the first resistor can be formed on a substrate by a CMOS process, the parasitic inductances of the three separate ground paths being substantially entirely provided by three separate off-chip bonding wires.
- According to the claimed invention, the first and second transistors, the inductor, and the first resistor are formed on a substrate by a CMOS process, with the first and second transistors being formed in a single deep N-well.
- It is an advantage of the claimed invention that the first resistor allows the bandwidth of the LNA to be increased and the operating range to be flattened.
- It is a further advantage of the claimed invention that three separate grounding paths for the source of the transistor in the current mirror, the first ground node, and the capacitor provide improved isolation and stability, and reduced noise.
- It is a further advantage of the claimed invention that off-chip bonding wires provide the proper parasitic inductances to the components of the LNA, eliminating the need for specialized on chip inductors.
- It is a further advantage of the claimed invention that noise is reduced by forming the first and second transistors in a single deep N-well of a CMOS circuit.
- These and other objectives of the claimed invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
- FIG. 1 is a circuit diagram of a prior art LNA.
- FIG. 2 is a cross-sectional view of a chip and package for housing the present invention LNA.
- FIG. 3 is a circuit diagram of the present invention LNA.
- FIG. 4 is a graph of quality factor versus frequency for the LNA of FIG. 3 FIG. 5 is a plan view of a CMOS layout of the transistors of FIG. 3.
- FIG. 6 is a cross-sectional view of FIG. 5.
- Please refer to FIG. 2, which illustrates a
CMOS chip 30. Thechip 30 includes apackage 32 for protectively housing achip die 34. The die 34 is electrically connected toexternal contacts 40 of thechip 30 through diecontacts 36 andbonding wires 38. The die 34 comprises functional CMOS devices such as a low noise amplifier (LNA) according to the present invention. Thus, thechip 30 can be installed on a PCB or similar, such that the functional devices on the die 34 can be accessed. - FIG. 3 illustrates an
LNA circuit 50 according to the present invention, with the dashed line separating on-chip components from off-chip ones. The LNA 50 includes afirst transistor 52, asecond transistor 54, and aninductor 56 and afirst resistor 58 in parallel. The first andsecond transistors first transistor 52 being connected to a source of thesecond transistor 54. A gate of thefirst transistor 52 is connected to an RF input node, while a source of thefirst transistor 52 is connected to a common off-chip ground 70. A gate of thesecond transistor 54 is connected to a first bias voltage Vb1, and a drain is connected to a supply voltage Vdd through theinductor 56 and thefirst resistor 58. Output of the LNA 50 is taken from the drain of thesecond transistor 54. - In CMOS applications, the gate of the
first transistor 52 is connected to the RF input node through an off-chip bonding wire 60 a, and the source of thefirst transistor 52 is connected to ground through asimilar bonding wire 60 b. Thebonding wires bonding wires 38 of FIG. 2, providing electrical connections to off-chip components. According to the present invention, the dimensions and material of thebonding wires - The LNA50 further comprises a
current mirror circuit 62, asecond resistor 64, acapacitor 66, and acapacitor 68. As is well known in the art, thecurrent mirror 62 is employed to generate a DC current that is a constant multiple of a reference current. Thecurrent mirror circuit 62 comprises a transistor and resistor and is connected to the gate of thefirst transistor 52. In thecurrent mirror circuit 62, the included resistor is connected between a gate of the included transistor and the gate of thefirst transistor 52, a source of the included transistor is grounded, and a drain of the included transistor is connected to the gate. Thecurrent mirror circuit 62 receives a second bias voltage Vb2 at the gate and at a drain of the included transistor. Thesecond resistor 64 is disposed between the gate of thesecond transistor 54 and the first bias voltage Vb1. Thecapacitor 66 is connected between the supply voltage Vdd and the off-chip ground 70. Thecapacitor 68 is connected between the source of the transistor of thecurrent mirror 62 and the gate of thesecond transistor 54. Further, off-chip bonding wires current mirror circuit 62 and thecapacitor 66 respectively. As with thebonding wires bonding wires - Referring to FIG. 3, the
LNA 50 has three separate on-chip ground paths that are only mutually connected at the off-chip ground 70. The off-chip bonding wires - In operation, an RF input signal is applied to the
bonding wire 60 a and received at the gate of thefirst transistor 52. Then, the input RF signal is amplified according to the first and second bias voltages Vb1 and Vb2, the supply voltage Vdd, and the ratio of the inductance of theinductor 56 to the resistance of thefirst resistor 58. Finally, the amplified signal is output at the drain of thesecond transistor 54. In general, operation of theLNA 50 is similar to that of the prior art, and is well known in the art. For improved operation, the ratio of the inductance of theinductor 56 to the resistance of thefirst resistor 58 is selected such that the resonant frequency seen at the RF output is greater than 1.5 times the operating frequency range. Referring to FIG. 4, according to the present invention, theresistor 58 andinductor 56 are specifically selected to reduce the quality factor and improve the bandwidth (curve 82), compared with a conventional LNA (curve 80). As provided for by thefirst resistor 58, a more stable power/voltage gain performance is achieved in the operating frequency range. - In operation, for a DC mode, the
inductor 56 provides a path having negligible resistance, and allows the precise amount of current in thetransistors resistor 58 reduces the parasitic resistance of theinductor 56. - In addition, for noise reduction in CMOS applications, the first and
second transistors present invention LNA 50 can be manufactured using a common deep N-well formed in a suitable substrate. FIG. 5 illustrates a plan view and FIG. 6 illustrates a cross-sectional view of a CMOS structure for forming the first andsecond transistors substrate 90, two P-wells 92 are formed in a single N-well 94 atop a single deep N-well 96. Manufacture and operation of the structure shown in FIG. 5 and FIG. 6 is well known in the art. - In contrast to the prior art, the present invention provides an LNA having a first resistor connected in parallel with an inductor between a supply voltage and a drain of a second transistor. The resistance of the first resistor is selected to increase the bandwidth of the LNA and to make the response of the LNA more linear in the operating frequency range. The LNA also includes three separate on-chip grounding paths that are only joined to a common ground off-chip by external bonding wires, which are specifically selected to provide suitable parasitic inductances. A similar external bonding wire is also provided for the RF input. The bonding wires afford the present invention improved isolation and stability, and reduced noise, and further eliminate a need for specialized on-chip or off-chip inductors. Finally, the two transistors of the present invention LNA are disposed in a single deep N-well of a CMOS circuit to further reduce noise.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (5)
1. A low noise amplifier comprising:
a first transistor having a gate connected to an RF input node and a source connected to a first ground node;
a second transistor having a source connected to a drain of the first transistor, a drain connected to an RF output node, and a gate connected to a fast bias voltage;
an inductor connected between the RF output node and a supply voltage node;
a first resistor connected between the RF output node and the supply voltage node, the first resistor in parallel with the inductor, and
a current mirror circuit connected to the RF input node for providing a predetermined bias current;
wherein a source of a transistor in the current mirror circuit, the first ground node, and a capacitor are each connected to a ground through three separate ground paths each having a parasitic inductance.
2. The low noise amplifier of claim 1 wherein the resistance of the first resistor is selected such that a ratio of the inductance of the inductor to the resistance of the first resistor results in a resonant frequency seen at the RF output being greater than 1.5 times a predetermined operating frequency.
3. (cancelled)
4. The low noise amplifier of claim 1 wherein the first and second transistors, the inductor, and the first resistor are formed on a substrate by a CMOS process, and the parasitic inductances of the three separate ground paths are substantially entirely provided by three separate off-chip bonding wires.
5. The low noise amplifier of claim 4 wherein the first and second transistors are formed in a single deep N-well formed in the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/249,674 US6822518B1 (en) | 2003-04-29 | 2003-04-29 | Low noise amplifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/249,674 US6822518B1 (en) | 2003-04-29 | 2003-04-29 | Low noise amplifier |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040217818A1 true US20040217818A1 (en) | 2004-11-04 |
US6822518B1 US6822518B1 (en) | 2004-11-23 |
Family
ID=33309320
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/249,674 Expired - Lifetime US6822518B1 (en) | 2003-04-29 | 2003-04-29 | Low noise amplifier |
Country Status (1)
Country | Link |
---|---|
US (1) | US6822518B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101951230A (en) * | 2010-09-03 | 2011-01-19 | 华东师范大学 | Broadband low noise amplifier |
WO2011052855A1 (en) * | 2009-10-28 | 2011-05-05 | (주)에이스테크놀로지 | Low-noise amplifier and a low-noise-amplifier integrated-circuit device |
US20120139635A1 (en) * | 2010-12-05 | 2012-06-07 | Amalfi Semiconductor, Inc. | Gate-Based Output Power Level Control Power Amplifier |
CN103580615A (en) * | 2013-10-22 | 2014-02-12 | 中国科学院半导体研究所 | Signal amplification circuit |
CN109804558A (en) * | 2016-08-09 | 2019-05-24 | 高通股份有限公司 | The system and method for the match circuit of bypass spurious impedance are provided |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7190230B1 (en) | 2002-09-11 | 2007-03-13 | Marvell International Ltd. | Method and apparatus for an LNA with high linearity and improved gain control |
US6977553B1 (en) | 2002-09-11 | 2005-12-20 | Marvell International Ltd. | Method and apparatus for an LNA with high linearity and improved gain control |
US7253690B1 (en) | 2002-09-11 | 2007-08-07 | Marvell International, Ltd. | Method and apparatus for an LNA with high linearity and improved gain control |
JP2005191759A (en) * | 2003-12-25 | 2005-07-14 | Sanyo Electric Co Ltd | Current control circuit |
FR2903540B1 (en) * | 2006-07-07 | 2008-10-17 | Thales Sa | DEVICE FOR AMPLIFYING A BROADBAND HYPERFREQUENCY SIGNAL |
US7489202B1 (en) | 2007-08-20 | 2009-02-10 | Freescale Semiconductor, Inc. | RF amplifier with stacked transistors, transmitting device, and method therefor |
US7598813B2 (en) * | 2007-11-26 | 2009-10-06 | Broadcom Corporation | Radio frequency amplifier with constant gain setting |
US7714657B2 (en) * | 2008-02-19 | 2010-05-11 | Mediatek Inc. | Low noise amplifier gain controlled scheme |
CN101820251A (en) * | 2010-05-17 | 2010-09-01 | 北京大学 | Ultra-low power consumption low-noise amplifier structure and preparation method thereof |
TWI435541B (en) * | 2010-09-07 | 2014-04-21 | Realtek Semiconductor Corp | Power amplifier and method for controlling power amplifier |
US20120293217A1 (en) * | 2011-05-18 | 2012-11-22 | Texas Instruments Incorporated | Feedforward active decoupling |
US8797104B2 (en) * | 2012-04-13 | 2014-08-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Amplifier with floating well |
CN104377959B (en) * | 2013-08-16 | 2017-04-26 | 台达电子企业管理(上海)有限公司 | Power converter and method for stabilizing voltage gain |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US90042A (en) * | 1869-05-11 | Improved washing-machine | ||
US6363127B1 (en) * | 1999-06-23 | 2002-03-26 | At&T Wireless Services, Inc. | Automatic gain control methods and apparatus suitable for use in OFDM receivers |
US6392490B1 (en) * | 1999-08-31 | 2002-05-21 | Stmicroeletronics S.R.L. | High-precision biasing circuit for a cascoded CMOS stage, particularly for low noise amplifiers |
US6392492B1 (en) * | 2001-06-28 | 2002-05-21 | International Business Machines Corporation | High linearity cascode low noise amplifier |
US20040041215A1 (en) * | 2002-08-29 | 2004-03-04 | Micron Technology, Inc. | Cascode I/O driver with improved ESD operation |
-
2003
- 2003-04-29 US US10/249,674 patent/US6822518B1/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US90042A (en) * | 1869-05-11 | Improved washing-machine | ||
US6363127B1 (en) * | 1999-06-23 | 2002-03-26 | At&T Wireless Services, Inc. | Automatic gain control methods and apparatus suitable for use in OFDM receivers |
US6574292B2 (en) * | 1999-06-23 | 2003-06-03 | At&T Wireless Services, Inc. | Automatic gain control methods and apparatus suitable for use in OFDM receivers |
US6392490B1 (en) * | 1999-08-31 | 2002-05-21 | Stmicroeletronics S.R.L. | High-precision biasing circuit for a cascoded CMOS stage, particularly for low noise amplifiers |
US6392492B1 (en) * | 2001-06-28 | 2002-05-21 | International Business Machines Corporation | High linearity cascode low noise amplifier |
US20040041215A1 (en) * | 2002-08-29 | 2004-03-04 | Micron Technology, Inc. | Cascode I/O driver with improved ESD operation |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011052855A1 (en) * | 2009-10-28 | 2011-05-05 | (주)에이스테크놀로지 | Low-noise amplifier and a low-noise-amplifier integrated-circuit device |
CN101951230A (en) * | 2010-09-03 | 2011-01-19 | 华东师范大学 | Broadband low noise amplifier |
US20120139635A1 (en) * | 2010-12-05 | 2012-06-07 | Amalfi Semiconductor, Inc. | Gate-Based Output Power Level Control Power Amplifier |
US8749309B2 (en) * | 2010-12-05 | 2014-06-10 | Rf Micro Devices (Cayman Islands), Ltd. | Gate-based output power level control power amplifier |
CN103580615A (en) * | 2013-10-22 | 2014-02-12 | 中国科学院半导体研究所 | Signal amplification circuit |
CN109804558A (en) * | 2016-08-09 | 2019-05-24 | 高通股份有限公司 | The system and method for the match circuit of bypass spurious impedance are provided |
Also Published As
Publication number | Publication date |
---|---|
US6822518B1 (en) | 2004-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6822518B1 (en) | Low noise amplifier | |
US6636119B2 (en) | Compact cascode radio frequency CMOS power amplifier | |
KR102287445B1 (en) | System and method for bypassing a low noise amplifier | |
US6882829B2 (en) | Integrated circuit incorporating RF antenna switch and power amplifier | |
US7061329B2 (en) | Semiconductor device having balanced circuit for use in high frequency band | |
US7773955B2 (en) | Radio frequency unit analog level detector and feedback control system | |
US7425492B2 (en) | Use of an internal on-chip inductor for electrostatic discharge protection of circuits which use bond wire inductance as their load | |
US20110140764A1 (en) | Cmos switch for use in radio frequency switching and isolation enhancement method | |
US7187061B2 (en) | Use of a down-bond as a controlled inductor in integrated circuit applications | |
US20060186532A1 (en) | High frequency arrangement | |
US7288989B2 (en) | Low-noise amplifier with a transformer | |
US7509111B2 (en) | Integrated circuit having a mixer circuit | |
US9780731B2 (en) | High frequency amplifier | |
US20050269596A1 (en) | Bipolar transistor, oscillation circuit, and voltage controlled oscillator | |
US7425747B2 (en) | Semiconductor device | |
US20070103235A1 (en) | Inductorless broadband RF low noise amplifier | |
CN100442656C (en) | Low-noise amplifier | |
EP1014565A1 (en) | Low-noise amplifier stage with matching network | |
US8098471B2 (en) | Integrated circuit arrangement and circuit array | |
US20180097481A1 (en) | Fully integrated low-noise amplifier | |
JP2007013948A (en) | Receiving amplifier for television receiver, and use method of the receiving amplifier | |
US7388734B2 (en) | Integrated circiut arrangement | |
TWI226747B (en) | Low noise amplifier | |
JP2002124631A (en) | Semiconductor integrated circuit and surge-protecting circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: REALTEK SEMICONDUCTOR CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, YING-HSI;CHIU, CHINQ-SHIUN;REEL/FRAME:013611/0233 Effective date: 20030407 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |