US20040234781A1 - Low temperature, low-resistivity heavily doped p-type polysilicon deposition - Google Patents
Low temperature, low-resistivity heavily doped p-type polysilicon deposition Download PDFInfo
- Publication number
- US20040234781A1 US20040234781A1 US10/441,601 US44160103A US2004234781A1 US 20040234781 A1 US20040234781 A1 US 20040234781A1 US 44160103 A US44160103 A US 44160103A US 2004234781 A1 US2004234781 A1 US 2004234781A1
- Authority
- US
- United States
- Prior art keywords
- bcl
- aluminum
- polysilicon
- film
- source gas
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/04—Coating on selected surface areas, e.g. using masks
- C23C16/045—Coating cavities or hollow spaces, e.g. interior of tubes; Infiltration of porous substrates
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/24—Deposition of silicon only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02579—P-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising semiconducting material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
Definitions
- the invention relates to a method of depositing doped polycrystalline silicon, hereinafter referred to as polysilicon, at low temperature.
- Thin doped polysilicon films are typically deposited at temperatures between 540 and 625 degrees C. by low pressure chemical vapor deposition (LPCVD.)
- LPCVD low pressure chemical vapor deposition
- an amorphous silicon film can be deposited at lower temperatures with dopants, then annealed after deposition at temperatures of 550 degrees C. or greater to crystallize the silicon and activate the dopants.
- the deposition rate and quality of doped polysilicon films decreases.
- the present invention is defined by the following claims, and nothing in this section should be taken as a limitation on those claims.
- the invention is directed to a method to deposit low-resistivity doped polysilicon at low temperatures.
- a method for depositing a doped polysilicon film comprises providing a surface and substantially simultaneously flowing SiH 4 and BCl 3 over the surface at a temperature less than or equal to about 500 degrees Celsius under conditions that achieve an average concentration in the doped polysilicon film of between about 7 ⁇ 10 20 and about 3 ⁇ 10 21 boron atoms per cubic centimeter.
- a method for forming in-situ doped polysilicon comprises providing a surface and substantially simultaneously flowing a first source gas comprising SiH 4 and a second source gas comprising BCl 3 over the surface at a temperature less than about 500 degrees Celsius under conditions sufficient to achieve in the doped polysilicon an average concentration of between about 7 ⁇ 10 20 and about 3 ⁇ 10 21 boron atoms per cubic centimeter.
- a related embodiment provides for a semiconductor device comprising in-situ doped polysilicon formed by a method comprising providing a surface, and substantially simultaneously flowing SiH 4 and BCl 3 over the surface at a temperature less than about 500 degrees Celsius, wherein an average concentration of boron atoms in the polysilicon of between about 7 ⁇ 10 20 and about 3 ⁇ 10 21 per cubic centimeter is achieved.
- Another related embodiment provides for a monolithic three dimensional memory comprising polysilicon formed by a method comprising substantially simultaneously flowing SiH 4 and BCl 3 at a temperature less than or equal to about 500 degrees Celsius, wherein an average concentration of boron atoms in the polysilicon is between about 7 ⁇ 10 20 and about 3 ⁇ 10 21 per cubic centimeter, wherein the monolithic three dimensional memory comprises two or more memory levels.
- a preferred embodiment provides for a method for depositing in-situ doped polysilicon, the method comprising providing a surface comprising a substantially horizontal surface and a substantially vertical sidewall descending from the horizontal surface, the sidewall having a top, and depositing an in-situ doped polysilicon film on the surface at a temperature less than about 500 degrees Celsius, wherein a first thickness of the film at its thinnest point on the vertical sidewall is at least 80 percent of a second thickness of the film on the sidewall at the top of the sidewall, and a third thickness of the film on the horizontal surface is at least 200 angstroms.
- Another preferred embodiment provides for an in-situ doped polysilicon film wherein the polysilicon film was deposited at a temperature less than about 500 degrees Celsius, and the polysilicon film is deposited by substantially simultaneously flowing a first source gas comprising SiH 4 and a second source gas comprising BCl 3 , wherein the polysilicon film has a sheet resistance less than about 280 ohms/square.
- FIGS. 1 a through 1 c illustrate decreasing quality of P+ polysilicon film at progressively lower deposition temperatures.
- FIG. 2 is a graph showing sheet resistance of polysilicon films vs. deposition temperature for different dopant concentrations.
- FIG. 3 is a graph showing deposition rate in angstroms per minute vs. deposition temperature for different dopant concentrations.
- FIGS. 4 a through 4 c illustrate film step coverage over uneven surfaces.
- a challenge of semiconductor device design is to select materials that are thermally compatible. If a deposition or anneal process requires high temperatures, other materials already present must be compatible with those temperatures.
- Doped polysilicon has many uses in the semiconductor industry. For many designs and devices, it would be advantageous to deposit a low-resistance doped polysilicon film with good step coverage at low temperature. Specifically, it would be useful to form a low-resistance doped polysilicon film with good step coverage at temperatures below about 500 degrees.
- Aluminum wiring is used in many integrated circuit designs, but when used with doped polysilicon, the aluminum can only be deposited after the doped polysilicon is deposited and in a low resistivity state, since aluminum will soften and/or extrude at temperatures above about 475 degrees C., making practical semiconductor fabrication difficult. Thus even lower temperatures for deposition of doped polysilicon, for example about 475 degrees and below, would also highly advantageous.
- aluminum wiring for example, could be formed before doped polysilicon deposition, then low-resistance doped polysilicon formed later, at temperatures low enough to avoid damaging the aluminum structures.
- heavily doped p-type (P+) deposited silicon doped in situ is polycrystalline and conductive and has low resistivity. This is in contrast to heavily doped n-type silicon, which tends to be amorphous at this deposition temperature, and must be annealed at a temperature of, for example, about 550 degrees C. or greater to crystallize the silicon and render it conductive.
- FIG. 1 a is a scanning electron microscope image of a high-quality P+ polysilicon film 200 nm thick deposited by flowing SiH 4 , BCl 3 and helium at 550 degrees C.
- FIG. 1 b at a temperature of 500 degrees C., it can be seen a 200 nm thick film is rougher; this film will have higher resistivity.
- FIG. 1 c shows a 200 nm thick P+ polysilicon film deposited at 460 degrees C. This film is very rough and discontinuous and would not be suitable for uses requiring a conductive film.
- FIGS. 1 a is a scanning electron microscope image of a high-quality P+ polysilicon film 200 nm thick deposited by flowing SiH 4 , BCl 3 and helium at 550 degrees C.
- FIG. 1 b at a temperature of 500 degrees C., it can be seen a 200 nm thick film is rougher; this film will have higher resistivity.
- FIG. 1 c shows a 200 nm thick
- the concentration of boron atoms (a p-type dopant) in the polysilicon film is 2 ⁇ 10 20 atoms/cm 3 , a fairly typical dopant concentration for heavily doped polysilicon.
- FIG. 2 shows sheet resistance for P+ in-situ doped polysilicon films deposited at different temperatures. It will be seen on curve A that for boron concentrations of 2 ⁇ 10 20 atoms/cm 3 , sheet resistance generally increases as deposition temperature decreases. In some applications the lowest possible sheet resistance is advantageous for device performance.
- Deposition of P+ polysilicon has been achieved at low temperatures using Si 2 H 6 and B 2 H 6 as source gases, but there are disadvantages associated with use of these source gases.
- B 2 H 6 tends to dope surfaces nonuniformly. Dopant concentration thus tends to be highly nonuniform across the wafers in a reactor, and even across each wafer. Better uniformity is achieved using B 2 H 6 at lower temperatures.
- films deposited using Si 2 H 6 and B 2 H 6 are amorphous. Amorphous films require a high temperature anneal to make the film conductive.
- Si 2 H 6 is less commonly used in semiconductor fabrication than is SiH 4 , and thus more expensive and less readily available.
- sheet resistance generally increases with decreasing deposition temperature below about 520 degrees Celsius. It is suspected that this increase may be due to decreased activation of the dopant.
- FIG. 3 is a graph showing deposition rate of silicon in angstroms per minute at various deposition temperatures.
- Curve D shows deposition rates for undoped silicon
- curve E for in-situ doped silicon with an average dopant concentration of 2 ⁇ 10 20 boron atoms/cm 3
- curve F for in-situ doped silicon with an average dopant concentration of 7 ⁇ 10 20 boron atoms/cm 3
- curve G for in-situ doped silicon with an average dopant concentration of 2 ⁇ 10 21 boron atoms/cm 3 .
- the source gas providing silicon was SiH 4 ; in the doped cases, the source gas providing boron atoms comprised BCl 3 . The gases were flowed substantially simultaneously. Helium was used to dilute BCl 3 and as a mixing gas for SiH 4 and BCl 3 .
- a substrate having a surface is placed in a reactor.
- P+ polysilicon formed according to the present invention may be deposited on any material to which it adheres, for example silicon dioxide.
- source gases SiH 4 and BCl 3 are substantially simultaneously flowed over the surface under conditions sufficient to achieve in the doped polysilicon an average concentration of between about 7 ⁇ 10 20 and about 3 ⁇ 10 21 boron atoms/cm 3 .
- the temperature during deposition is preferably between about 450 and about 480 degrees, more preferably between about 460 and 475 degrees.
- Pressure is preferably between about 200 mTorr and about 1 Torr, more preferably about 400 mTorr. Above about 1 Torr, the risk of gas-phase nucleation increases, which will prevent formation of a satisfactory film, though the risk decreases with lower temperature.
- At least two source gases will be substantially simultaneously flowed.
- the first source gas comprises SiH 4 .
- the first source gas is SiH 4 .
- SiH 4 is flowed at about 400 sccm.
- the second gas could be pure BCl 3 , but to improve uniformity and flow control, the second gas is preferably BCl 3 mixed with an inert gas, such as helium, argon, or nitrogen; preferably helium.
- the second source gas thus comprises BCl 3 .
- the second source gas may also comprise an inert gas, which may be helium.
- the percentage of BCl 3 in the second source gas may be as low as 0.1 percent. In a preferred embodiment, a mixture of about 1.5 percent BCl 3 and the balance helium is flowed at about 10 sccm.
- the flows, temperature, and the concentrations of SiH 4 (in the first source gas) and BCl 3 (in the second source gas) should be selected to achieve a concentration of boron atoms in the polysilicon film averaging between about 7 ⁇ 10 20 and about 3 ⁇ 10 21 boron atoms/cm 3 .
- flowing an inert gas such as helium, argon, or nitrogen, can improve mixing and lead to more uniform dopant concentrations across a wafer and across wafers in a reactor.
- an inert gas such as helium, argon, or nitrogen
- helium is flowed at about 700 sccm.
- the concentration of boron atoms in the film is correlated with the ratio of SiH 4 to BCl 3 .
- the skilled practitioner will change the ratio by decreasing SiH 4 (by decreasing concentration or flow) or increasing BCl 3 (by increasing concentration or flow.)
- Preferred embodiments of P+ polysilicon deposited according to the method of the present invention provide an additional advantage in that such polysilicon has excellent step coverage. It is common in semiconductor processing to coat uneven surfaces with a deposited layer. If a material has good step coverage, it can be deposited over uneven surfaces, for example over trenches, and will cover horizontal surfaces at the top and bottom of the trenches, and vertical sidewalls of trenches, with a substantially uniform thickness.
- in-situ doped polysilicon formed according to the present invention can be deposited with good sidewall and bottom coverage, and without tending to pinch off and form voids if deposited over a trench, by avoiding formation of a significant overhang.
- the thickness 24 at its thinnest point on sidewall 20 of the film 18 will be at least 80 percent of the thickness 26 of film 18 on the sidewall 20 at the top of the sidewall, when thickness 28 of the film 18 on horizontal surface 22 is at least 200 angstroms.
- Thickness here is presumed to be measured perpendicular to the sidewall or surface, whichever is named. If the level of fill is above the top of the sidewall, then the thickness at the thinnest point will be the same as the thickness at the top of the sidewall, unless there are any voids; in this case the thinnest point will be measured from the void, as in FIG. 4 c . Overhang is undesirable whether or not the vertical sidewall is a trench sidewall.
- In-situ doped polysilicon formed according to the present invention can be used in any semiconductor devices or arrays of devices, including memory arrays, that are advantageously formed at low temperature.
- Examples of such devices include, but are not limited to, logic or memory devices, transistors formed in monocrystalline silicon, thin-film transistors (in which polysilicon could form a portion of a channel), capacitors, resistors, inductors, diodes, interconnects, PROMs, EPROMs, and EEPROMs.
- One such semiconductor device may comprise portions of a diode separated by an antifuse which become a diode when the antifuse is ruptured.
- Arrays of such devices include, but are not limited to, two dimensional and monolithic three dimensional arrays.
- P+ polysilicon formed according to the present invention could be advantageously used in monolithic three dimensional memories such as those described in Johnson et al., U.S. Pat. No. 6,034,882, “Vertically stacked field programmable nonvolatile memory and method of fabrication”; Johnson, U.S. Pat. No. 6,525,953, “Vertically stacked field programmable nonvolatile memory and method of fabrication”; Knall et al., U.S. Pat. No. 6,420,215, “Three Dimensional Memory Array and Method of Fabrication”; Lee et al., U.S. patent application Ser. No.
- Monolithic three dimensional memories present particular challenges for temperature compatibility of processing.
- it's possible to combine doped polysilicon requiring temperatures over 550 degrees C., and aluminum, requiring temperatures not exceeding 475 degrees C., if the doped polysilicon is formed at higher temperatures first, then aluminum metallization is formed later.
- a memory level including all of its associated metallization, is formed, and then another memory level is formed above it.
- all elements of a memory level including, for example, aluminum metallization
- Low-temperature formation of low-resistance polysilicon in one memory level offers the advantage that it does not damage aluminum metallization, or other structures with low temperature tolerances, that already exist in a previously-formed level.
- a low-temperature method to form in-situ doped polysilicon can be particularly useful in monolithic three-dimensional emories.
- P+ polysilicon according to the present invention was formed on silicon wafers in an ASML RVP 9000.
- the ASML RVP 9000 has a capacity of 176 wafers. Every other slot was filled, so 88 wafers were used at an effective pitch of 8.6 mm. Of these 88 wafers, only 75 were product wafers, centered vertically; the rest were dummy wafers. The product wafers had previously had a layer of oxide deposited on them, and P+ polysilicon was deposited on the oxide.
- the remainder of the wafers were dummy wafers coated with a protective silicon nitride film to prevent breakage, as described in Herner et al., “Dummy Wafers and Methods for Making the Same,” U.S. patent application Ser. No. 10/036291, filed Nov. 7, 2001, hereby incorporated by reference.
- the pressure was stabilized at 400 mTorr and the temperature at 460 degrees C.
- SiH 4 was flowed at 500 sccm
- helium was flowed at 700 sccm
- 1.5 percent BCl 3 (balance helium) was flowed at 10 sccm to deposit 2000 angstroms of P+ polysilicon.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- The invention relates to a method of depositing doped polycrystalline silicon, hereinafter referred to as polysilicon, at low temperature.
- Thin doped polysilicon films are typically deposited at temperatures between 540 and 625 degrees C. by low pressure chemical vapor deposition (LPCVD.) Alternatively, an amorphous silicon film can be deposited at lower temperatures with dopants, then annealed after deposition at temperatures of 550 degrees C. or greater to crystallize the silicon and activate the dopants. In general, as deposition temperature drops, the deposition rate and quality of doped polysilicon films decreases.
- The temperatures required to create doped polysilicon films using conventional methods are incompatible with other processes and materials that may be desirable. For example, aluminum metallization withstands a maximum practical fabrication temperature of only 475 degrees C. for semiconductor processing.
- Ishihara, U.S. Pat. No. 5,956,602, “Deposition of Polycrystal Si Film,” discloses a method to deposit a doped polysilicon film at temperatures below 500 degrees C. This method introduces a source gas like SiH4 and a dopant gas such as BCl3, PH3, or Al(CH3)3. The two gases are flowed at different times, without overlapping. Hydrogen plasma is then used to anneal the film. The process is repeated until a film of the desired thickness is produced.
- While this method claims to produce doped polysilicon at temperatures below 500 degrees C., it has disadvantages. Repeatedly introducing the source and dopant gases at different times and annealing with hydrogen plasma involves significant process complexity and requires specialized equipment. Further, alternately introducing the silicon and dopant source gases may result in dopant nonuniformities throughout the film.
- There is a need, therefore, to create high-quality doped polysilicon films at temperatures less than those used in conventional processes and that do not require a subsequent high temperature anneal. It would be preferable if complex deposition cycles and specialized equipment are not required.
- The present invention is defined by the following claims, and nothing in this section should be taken as a limitation on those claims. In general, the invention is directed to a method to deposit low-resistivity doped polysilicon at low temperatures.
- According to one aspect of the invention, a method for depositing a doped polysilicon film comprises providing a surface and substantially simultaneously flowing SiH4 and BCl3 over the surface at a temperature less than or equal to about 500 degrees Celsius under conditions that achieve an average concentration in the doped polysilicon film of between about 7×1020 and about 3×1021 boron atoms per cubic centimeter.
- According to another aspect of the invention, a method for forming in-situ doped polysilicon comprises providing a surface and substantially simultaneously flowing a first source gas comprising SiH4 and a second source gas comprising BCl3 over the surface at a temperature less than about 500 degrees Celsius under conditions sufficient to achieve in the doped polysilicon an average concentration of between about 7×1020 and about 3×1021 boron atoms per cubic centimeter.
- A related embodiment provides for a semiconductor device comprising in-situ doped polysilicon formed by a method comprising providing a surface, and substantially simultaneously flowing SiH4 and BCl3 over the surface at a temperature less than about 500 degrees Celsius, wherein an average concentration of boron atoms in the polysilicon of between about 7×1020 and about 3×1021 per cubic centimeter is achieved.
- Another related embodiment provides for a monolithic three dimensional memory comprising polysilicon formed by a method comprising substantially simultaneously flowing SiH4 and BCl3 at a temperature less than or equal to about 500 degrees Celsius, wherein an average concentration of boron atoms in the polysilicon is between about 7×1020 and about 3×1021 per cubic centimeter, wherein the monolithic three dimensional memory comprises two or more memory levels.
- A preferred embodiment provides for a method for depositing in-situ doped polysilicon, the method comprising providing a surface comprising a substantially horizontal surface and a substantially vertical sidewall descending from the horizontal surface, the sidewall having a top, and depositing an in-situ doped polysilicon film on the surface at a temperature less than about 500 degrees Celsius, wherein a first thickness of the film at its thinnest point on the vertical sidewall is at least 80 percent of a second thickness of the film on the sidewall at the top of the sidewall, and a third thickness of the film on the horizontal surface is at least 200 angstroms.
- Another preferred embodiment provides for an in-situ doped polysilicon film wherein the polysilicon film was deposited at a temperature less than about 500 degrees Celsius, and the polysilicon film is deposited by substantially simultaneously flowing a first source gas comprising SiH4 and a second source gas comprising BCl3, wherein the polysilicon film has a sheet resistance less than about 280 ohms/square.
- Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.
- The preferred embodiments will now be described with reference to the attached drawings.
- FIGS. 1a through 1 c illustrate decreasing quality of P+ polysilicon film at progressively lower deposition temperatures.
- FIG. 2 is a graph showing sheet resistance of polysilicon films vs. deposition temperature for different dopant concentrations.
- FIG. 3 is a graph showing deposition rate in angstroms per minute vs. deposition temperature for different dopant concentrations.
- FIGS. 4a through 4 c illustrate film step coverage over uneven surfaces.
- A challenge of semiconductor device design is to select materials that are thermally compatible. If a deposition or anneal process requires high temperatures, other materials already present must be compatible with those temperatures.
- Doped polysilicon has many uses in the semiconductor industry. For many designs and devices, it would be advantageous to deposit a low-resistance doped polysilicon film with good step coverage at low temperature. Specifically, it would be useful to form a low-resistance doped polysilicon film with good step coverage at temperatures below about 500 degrees. Aluminum wiring is used in many integrated circuit designs, but when used with doped polysilicon, the aluminum can only be deposited after the doped polysilicon is deposited and in a low resistivity state, since aluminum will soften and/or extrude at temperatures above about 475 degrees C., making practical semiconductor fabrication difficult. Thus even lower temperatures for deposition of doped polysilicon, for example about 475 degrees and below, would also highly advantageous. By employing methods according to the present invention, aluminum wiring, for example, could be formed before doped polysilicon deposition, then low-resistance doped polysilicon formed later, at temperatures low enough to avoid damaging the aluminum structures.
- At about 550 degrees C., heavily doped p-type (P+) deposited silicon doped in situ (by providing dopant atoms during deposition, rather than by implanting them later) is polycrystalline and conductive and has low resistivity. This is in contrast to heavily doped n-type silicon, which tends to be amorphous at this deposition temperature, and must be annealed at a temperature of, for example, about 550 degrees C. or greater to crystallize the silicon and render it conductive.
- As temperature falls below 550 degrees C., however, the rate of deposition of P+ polysilicon generally decreases and the quality of the film begins to degrade. FIG. 1a is a scanning electron microscope image of a high-quality
P+ polysilicon film 200 nm thick deposited by flowing SiH4, BCl3 and helium at 550 degrees C. In FIG. 1b, at a temperature of 500 degrees C., it can be seen a 200 nm thick film is rougher; this film will have higher resistivity. FIG. 1c shows a 200 nm thick P+ polysilicon film deposited at 460 degrees C. This film is very rough and discontinuous and would not be suitable for uses requiring a conductive film. In FIGS. 1a, 1 b, and 1 c, the concentration of boron atoms (a p-type dopant) in the polysilicon film is 2×1020 atoms/cm3, a fairly typical dopant concentration for heavily doped polysilicon. - FIG. 2 shows sheet resistance for P+ in-situ doped polysilicon films deposited at different temperatures. It will be seen on curve A that for boron concentrations of 2×1020 atoms/cm3, sheet resistance generally increases as deposition temperature decreases. In some applications the lowest possible sheet resistance is advantageous for device performance.
- Deposition of P+ polysilicon has been achieved at low temperatures using Si2H6 and B2H6 as source gases, but there are disadvantages associated with use of these source gases. B2H6 tends to dope surfaces nonuniformly. Dopant concentration thus tends to be highly nonuniform across the wafers in a reactor, and even across each wafer. Better uniformity is achieved using B2H6 at lower temperatures. However, at lower deposition temperatures, films deposited using Si2H6 and B2H6 are amorphous. Amorphous films require a high temperature anneal to make the film conductive. Further, Si2H6 is less commonly used in semiconductor fabrication than is SiH4, and thus more expensive and less readily available.
- It has largely been assumed that low-temperature deposition of P+ polysilicon using SiH4 and BCl3 without use of hydrogen plasma anneal or complex deposition cycles is impractical. The present application discloses, however, that by flowing very high amounts of BCl3 with SiH4, the deposition rate and film quality of P+ polysilicon at low temperatures can be significantly improved.
- Briefly, by providing a surface and substantially simultaneously flowing SiH4 and BCl3 over the surface at a temperature less than or equal to 500 degrees Celsius, under conditions that achieve an average concentration in the doped polysilicon film of between about 7×1020 and about 3×1021 boron atoms/cm3, a polysilicon film having a sheet resistance less than about 280 ohms per square can be achieved. Referring again to FIG. 2, it will be seen that at deposition temperature below 500 degrees, even as low as 460 degrees, the sheet resistance for a film with a boron concentration of 7×1020 atoms/cm3 (as shown on curve B) ranges between about 200 and below about 280 ohms/square.
- As FIG. 2 shows, for concentrations of 2×1020 and 7×1020 boron atoms/cm3, sheet resistance generally increases with decreasing deposition temperature below about 520 degrees Celsius. It is suspected that this increase may be due to decreased activation of the dopant.
- FIG. 3 is a graph showing deposition rate of silicon in angstroms per minute at various deposition temperatures. Curve D shows deposition rates for undoped silicon, curve E for in-situ doped silicon with an average dopant concentration of 2×1020 boron atoms/cm3, curve F for in-situ doped silicon with an average dopant concentration of 7×1020 boron atoms/cm3, and curve G for in-situ doped silicon with an average dopant concentration of 2×1021 boron atoms/cm3. For all curves, the source gas providing silicon was SiH4; in the doped cases, the source gas providing boron atoms comprised BCl3. The gases were flowed substantially simultaneously. Helium was used to dilute BCl3 and as a mixing gas for SiH4 and BCl3.
- It will be seen that at a given temperature, the deposition rate generally increases as the dopant concentration increases.
- Deposition for the points shown on curves D, E, F, and G took place at 400 mTorr. SiH4 was flowed at 500 standard cubic centimeters per minute (sccm) and helium, an inert gas, at 700 sccm. For the depositions on curve E, in which the average dopant concentration was 2×1020 boron atoms/cm3, 0.5 percent BCl3 (balance helium) was flowed substantially simultaneously in addition to the SiH4 and helium. For the depositions on curve F and G, in which the average dopant concentrations were 7×1020 boron atoms/cm3 and 2×1021 boron atoms/cm3 respectively, 1.5 percent BCl3 (balance helium) was flowed substantially simultaneously in addition to the SiH4 and helium.
- Preferred embodiments of the present invention will now be described in more detail.
- In a preferred embodiment, a substrate having a surface is placed in a reactor. P+ polysilicon formed according to the present invention may be deposited on any material to which it adheres, for example silicon dioxide. At temperatures less than or equal to about 500 degrees C., source gases SiH4 and BCl3 are substantially simultaneously flowed over the surface under conditions sufficient to achieve in the doped polysilicon an average concentration of between about 7×1020 and about 3×1021 boron atoms/cm3.
- The temperature during deposition is preferably between about 450 and about 480 degrees, more preferably between about 460 and 475 degrees.
- Many possible flow conditions will produce in-situ doped polysilicon of the named dopant concentrations. Pressure is preferably between about 200 mTorr and about 1 Torr, more preferably about 400 mTorr. Above about 1 Torr, the risk of gas-phase nucleation increases, which will prevent formation of a satisfactory film, though the risk decreases with lower temperature.
- At least two source gases will be substantially simultaneously flowed. For two or more gases to be “substantially simultaneously” flowed means that the gases are flowed at the same time during the deposition, the flows overlapping. It is not essential that the flows of both gases start or end at the same instant. The first source gas comprises SiH4. Preferably the first source gas is SiH4. In a preferred embodiment, SiH4 is flowed at about 400 sccm.
- Using conventional equipment, very low flows of gas can be difficult to control. The second gas could be pure BCl3, but to improve uniformity and flow control, the second gas is preferably BCl3 mixed with an inert gas, such as helium, argon, or nitrogen; preferably helium. The second source gas thus comprises BCl3. The second source gas may also comprise an inert gas, which may be helium. The percentage of BCl3 in the second source gas may be as low as 0.1 percent. In a preferred embodiment, a mixture of about 1.5 percent BCl3 and the balance helium is flowed at about 10 sccm.
- As noted, the flows, temperature, and the concentrations of SiH4 (in the first source gas) and BCl3 (in the second source gas) should be selected to achieve a concentration of boron atoms in the polysilicon film averaging between about 7×1020 and about 3×1021 boron atoms/cm3.
- The following table details flow of BCl3 in sccm used to deposit doped polysilicon at concentrations of 7×1020 boron atoms/cm3 and at 2×1021 boron atoms/cm3 for different deposition temperatures:
Deposition 1.5% BCl3 1.5% BCl3 Temperature sccm, ccn = sccm, ccn = degrees C. 7 × 1020/cm3 2 × 1021/ cm 3460 10 20 490 18 36 520 34 68 550 62 124 580 114 228 - In general, as temperature drops, more boron atoms will be incorporated, so the skilled practitioner will adjust other aspects of deposition conditions, including flows, concentrations, and pressures, accordingly, as a matter of routine experimentation.
- In addition to the first source gas comprising SiH4 and the second source gas comprising BCl3, flowing an inert gas, such as helium, argon, or nitrogen, can improve mixing and lead to more uniform dopant concentrations across a wafer and across wafers in a reactor. In a preferred embodiment, helium is flowed at about 700 sccm.
- More generally, the concentration of boron atoms in the film is correlated with the ratio of SiH4 to BCl3. To increase the concentration of boron atoms in the film, for example, the skilled practitioner will change the ratio by decreasing SiH4 (by decreasing concentration or flow) or increasing BCl3 (by increasing concentration or flow.)
- Preferred embodiments of P+ polysilicon deposited according to the method of the present invention provide an additional advantage in that such polysilicon has excellent step coverage. It is common in semiconductor processing to coat uneven surfaces with a deposited layer. If a material has good step coverage, it can be deposited over uneven surfaces, for example over trenches, and will cover horizontal surfaces at the top and bottom of the trenches, and vertical sidewalls of trenches, with a substantially uniform thickness.
- Poor step coverage can make it difficult or impossible to fill a high-aspect ratio trench or via. As shown in FIG. 4a, during chemical or vapor deposition an
overhang 16 may form at the opening of the trench. This results in a shadowing effect, sheltering the lower sidewalls and bottom of the via from further deposition and causing a void if the lip “pinches off” and closes. - As shown in FIG. 4b, in-situ doped polysilicon formed according to the present invention can be deposited with good sidewall and bottom coverage, and without tending to pinch off and form voids if deposited over a trench, by avoiding formation of a significant overhang. Specifically, for a
P+ polysilicon film 18 formed according to the present invention, at temperatures below about 500 degrees, deposited over a substantiallyvertical sidewall 20 descending from a substantiallyhorizontal surface 22, thethickness 24 at its thinnest point onsidewall 20 of thefilm 18 will be at least 80 percent of thethickness 26 offilm 18 on thesidewall 20 at the top of the sidewall, whenthickness 28 of thefilm 18 onhorizontal surface 22 is at least 200 angstroms. “Thickness” here is presumed to be measured perpendicular to the sidewall or surface, whichever is named. If the level of fill is above the top of the sidewall, then the thickness at the thinnest point will be the same as the thickness at the top of the sidewall, unless there are any voids; in this case the thinnest point will be measured from the void, as in FIG. 4c. Overhang is undesirable whether or not the vertical sidewall is a trench sidewall. - In-situ doped polysilicon formed according to the present invention can be used in any semiconductor devices or arrays of devices, including memory arrays, that are advantageously formed at low temperature. Examples of such devices include, but are not limited to, logic or memory devices, transistors formed in monocrystalline silicon, thin-film transistors (in which polysilicon could form a portion of a channel), capacitors, resistors, inductors, diodes, interconnects, PROMs, EPROMs, and EEPROMs. One such semiconductor device may comprise portions of a diode separated by an antifuse which become a diode when the antifuse is ruptured. Arrays of such devices include, but are not limited to, two dimensional and monolithic three dimensional arrays.
- P+ polysilicon formed according to the present invention could be advantageously used in monolithic three dimensional memories such as those described in Johnson et al., U.S. Pat. No. 6,034,882, “Vertically stacked field programmable nonvolatile memory and method of fabrication”; Johnson, U.S. Pat. No. 6,525,953, “Vertically stacked field programmable nonvolatile memory and method of fabrication”; Knall et al., U.S. Pat. No. 6,420,215, “Three Dimensional Memory Array and Method of Fabrication”; Lee et al., U.S. patent application Ser. No. 09/927648, “Dense Arrays and Charge Storage Devices, and Methods for Making Same,” filed Aug. 13, 2001; and Herner et al., U.S. patent application Ser. No. 10/326470, “An Improved Method for Making High-Density Nonvolatile Memory,” filed Dec. 19, 2002, all hereby incorporated by reference. P+ polysilicon formed according to the present invention can be used whenever P+ or doped polysilicon is called for in any of the patents or applications name herein.
- Monolithic three dimensional memories present particular challenges for temperature compatibility of processing. In simpler, conventional two dimensional structures (without stacked memory levels), it's possible to combine doped polysilicon, requiring temperatures over 550 degrees C., and aluminum, requiring temperatures not exceeding 475 degrees C., if the doped polysilicon is formed at higher temperatures first, then aluminum metallization is formed later.
- In contrast, in monolithic three dimensional memories, a memory level, including all of its associated metallization, is formed, and then another memory level is formed above it. This means that all elements of a memory level (including, for example, aluminum metallization) are subjected to the temperatures required to form every element (including, for example, low-resistance polysilicon) of the next level. Low-temperature formation of low-resistance polysilicon in one memory level offers the advantage that it does not damage aluminum metallization, or other structures with low temperature tolerances, that already exist in a previously-formed level. Thus a low-temperature method to form in-situ doped polysilicon can be particularly useful in monolithic three-dimensional emories.
- In one example, P+ polysilicon according to the present invention was formed on silicon wafers in an ASML RVP 9000. The ASML RVP 9000 has a capacity of 176 wafers. Every other slot was filled, so 88 wafers were used at an effective pitch of 8.6 mm. Of these 88 wafers, only 75 were product wafers, centered vertically; the rest were dummy wafers. The product wafers had previously had a layer of oxide deposited on them, and P+ polysilicon was deposited on the oxide. The remainder of the wafers were dummy wafers coated with a protective silicon nitride film to prevent breakage, as described in Herner et al., “Dummy Wafers and Methods for Making the Same,” U.S. patent application Ser. No. 10/036291, filed Nov. 7, 2001, hereby incorporated by reference. The pressure was stabilized at 400 mTorr and the temperature at 460 degrees C. SiH4 was flowed at 500 sccm, helium was flowed at 700 sccm, and 1.5 percent BCl3 (balance helium) was flowed at 10 sccm to deposit 2000 angstroms of P+ polysilicon.
- The foregoing detailed description has described only a few of the many forms that this invention can take. For this reason, this detailed description is intended by way of illustration, and not by way of limitation. It is only the following claims, including all equivalents, which are intended to define the scope of this invention.
Claims (22)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/441,601 US6815077B1 (en) | 2003-05-20 | 2003-05-20 | Low temperature, low-resistivity heavily doped p-type polysilicon deposition |
US10/769,047 US7419701B2 (en) | 2003-05-20 | 2004-01-30 | Low-temperature, low-resistivity heavily doped p-type polysilicon deposition |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/441,601 US6815077B1 (en) | 2003-05-20 | 2003-05-20 | Low temperature, low-resistivity heavily doped p-type polysilicon deposition |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/769,047 Division US7419701B2 (en) | 2003-05-20 | 2004-01-30 | Low-temperature, low-resistivity heavily doped p-type polysilicon deposition |
Publications (2)
Publication Number | Publication Date |
---|---|
US6815077B1 US6815077B1 (en) | 2004-11-09 |
US20040234781A1 true US20040234781A1 (en) | 2004-11-25 |
Family
ID=33310625
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/441,601 Expired - Lifetime US6815077B1 (en) | 2003-05-20 | 2003-05-20 | Low temperature, low-resistivity heavily doped p-type polysilicon deposition |
US10/769,047 Expired - Lifetime US7419701B2 (en) | 2003-05-20 | 2004-01-30 | Low-temperature, low-resistivity heavily doped p-type polysilicon deposition |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/769,047 Expired - Lifetime US7419701B2 (en) | 2003-05-20 | 2004-01-30 | Low-temperature, low-resistivity heavily doped p-type polysilicon deposition |
Country Status (1)
Country | Link |
---|---|
US (2) | US6815077B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10090415B1 (en) | 2017-11-29 | 2018-10-02 | International Business Machines Corporation | Thin film transistors with epitaxial source/drain contact regions |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060249753A1 (en) * | 2005-05-09 | 2006-11-09 | Matrix Semiconductor, Inc. | High-density nonvolatile memory array fabricated at low temperature comprising semiconductor diodes |
US7109097B2 (en) * | 2004-12-14 | 2006-09-19 | Applied Materials, Inc. | Process sequence for doped silicon fill of deep trenches |
KR100741272B1 (en) * | 2005-12-28 | 2007-07-19 | 주식회사 하이닉스반도체 | Flash memory device and method of manufacturing thereof |
EP1868254B1 (en) * | 2006-06-13 | 2010-03-24 | Hitachi Ltd. | Magnetoresistance device |
US20080315206A1 (en) * | 2007-06-19 | 2008-12-25 | Herner S Brad | Highly Scalable Thin Film Transistor |
US7858468B2 (en) * | 2008-10-30 | 2010-12-28 | Micron Technology, Inc. | Memory devices and formation methods |
US7943463B2 (en) * | 2009-04-02 | 2011-05-17 | Micron Technology, Inc. | Methods of semiconductor processing involving forming doped polysilicon on undoped polysilicon |
US20100283053A1 (en) * | 2009-05-11 | 2010-11-11 | Sandisk 3D Llc | Nonvolatile memory array comprising silicon-based diodes fabricated at low temperature |
US20120021577A1 (en) * | 2010-07-21 | 2012-01-26 | Purtell Robert J | Gate trench conductor fill |
US8576651B2 (en) | 2012-01-20 | 2013-11-05 | Sandisk 3D Llc | Temperature compensation of conductive bridge memory arrays |
US9691751B2 (en) * | 2014-12-15 | 2017-06-27 | Texas Instruments Incorporated | In-situ doped polysilicon filler for trenches |
US11827514B2 (en) | 2019-11-01 | 2023-11-28 | Applied Materials, Inc. | Amorphous silicon-based films resistant to crystallization |
CN113604791B (en) * | 2021-06-16 | 2023-10-10 | 拉普拉斯新能源科技股份有限公司 | Based on BCl 3 Gas LPCVD boron doped amorphous silicon horizontal coating method and application |
Citations (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4782465A (en) * | 1983-07-27 | 1988-11-01 | Hitachi, Ltd. | Semiconductor integrated circuit device with memory cells connected to a divided sub-word line |
US5189504A (en) * | 1989-12-11 | 1993-02-23 | Nippon Telegraph And Telephone Corporation | Semiconductor device of MOS structure having p-type gate electrode |
US5389570A (en) * | 1991-08-19 | 1995-02-14 | Kabushiki Kaisha Toshiba | Method of forming boron doped silicon layer and semiconductor |
US6034822A (en) * | 1996-04-10 | 2000-03-07 | Hardware | Device for distributing light on an image frame |
US6162711A (en) * | 1999-01-15 | 2000-12-19 | Lucent Technologies, Inc. | In-situ boron doped polysilicon with dual layer and dual grain structure for use in integrated circuits manufacturing |
US20010035525A1 (en) * | 2000-04-27 | 2001-11-01 | Nec Corporation | Semiconductor device having a test pattern same as conductive pattern to be tested and method for testing semiconductor device for short-circuit |
US20020028541A1 (en) * | 2000-08-14 | 2002-03-07 | Lee Thomas H. | Dense arrays and charge storage devices, and methods for making same |
US6410090B1 (en) * | 1998-09-29 | 2002-06-25 | Applied Materials, Inc. | Method and apparatus for forming insitu boron doped polycrystalline and amorphous silicon films |
US6420215B1 (en) * | 2000-04-28 | 2002-07-16 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method of fabrication |
US20020105057A1 (en) * | 2001-02-02 | 2002-08-08 | Vyvoda Michael A. | Wafer surface that facilitates particle removal |
US6486066B2 (en) * | 2001-02-02 | 2002-11-26 | Matrix Semiconductor, Inc. | Method of generating integrated circuit feature layout for improved chemical mechanical polishing |
US6486065B2 (en) * | 2000-12-22 | 2002-11-26 | Matrix Semiconductor, Inc. | Method of forming nonvolatile memory device utilizing a hard mask |
US20030022526A1 (en) * | 2001-07-30 | 2003-01-30 | Vyvoda Michael A. | Process for fabricating a dielectric film using plasma oxidation |
US6515888B2 (en) * | 2000-08-14 | 2003-02-04 | Matrix Semiconductor, Inc. | Low cost three-dimensional memory array |
US20030026157A1 (en) * | 2001-07-30 | 2003-02-06 | Knall N. Johan | Anti-fuse memory cell with asymmetric breakdown voltage |
US6525953B1 (en) * | 2001-08-13 | 2003-02-25 | Matrix Semiconductor, Inc. | Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication |
US6541312B2 (en) * | 2000-12-22 | 2003-04-01 | Matrix Semiconductor, Inc. | Formation of antifuse structure in a three dimensional memory |
US6580124B1 (en) * | 2000-08-14 | 2003-06-17 | Matrix Semiconductor Inc. | Multigate semiconductor device with vertical channel current and method of fabrication |
US6593624B2 (en) * | 2001-09-25 | 2003-07-15 | Matrix Semiconductor, Inc. | Thin film transistors with vertically offset drain regions |
US20030155582A1 (en) * | 2002-02-19 | 2003-08-21 | Maitreyee Mahajani | Gate dielectric structures for integrated circuits and methods for making and using such gate dielectric structures |
US20030164491A1 (en) * | 2002-02-15 | 2003-09-04 | Lee Thomas H. | Diverse band gap energy level semiconductor device |
US20030173643A1 (en) * | 2002-03-13 | 2003-09-18 | Matrix Semiconductor, Inc. | Silicide-silicon oxide-semiconductor antifuse device and method of making |
US6624485B2 (en) * | 2001-11-05 | 2003-09-23 | Matrix Semiconductor, Inc. | Three-dimensional, mask-programmed read only memory |
US6635556B1 (en) * | 2001-05-17 | 2003-10-21 | Matrix Semiconductor, Inc. | Method of preventing autodoping |
US6649451B1 (en) * | 2001-02-02 | 2003-11-18 | Matrix Semiconductor, Inc. | Structure and method for wafer comprising dielectric and semiconductor |
US6664639B2 (en) * | 2000-12-22 | 2003-12-16 | Matrix Semiconductor, Inc. | Contact and via structure and method of fabrication |
US20040000679A1 (en) * | 2002-06-27 | 2004-01-01 | Matrix Semiconductor, Inc. | High density 3D rail stack arrays and method of making |
US20040016991A1 (en) * | 2000-04-28 | 2004-01-29 | Matrix Semiconductor, Inc. | Silicon nitride antifuse for use in diode-antifuse memory arrays |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5297690A (en) * | 1976-02-12 | 1977-08-16 | Agency Of Ind Science & Technol | Production of solar cells |
CA1136773A (en) * | 1978-08-14 | 1982-11-30 | Norikazu Ohuchi | Semiconductor device |
JPS63150944A (en) * | 1986-12-15 | 1988-06-23 | Nec Corp | Manufacture of semiconductor device |
US4952425A (en) * | 1987-11-27 | 1990-08-28 | Ethyl Corporation | Method of preparing high purity dopant alloys |
US5096856A (en) * | 1988-03-01 | 1992-03-17 | Texas Instruments Incorporated | In-situ doped silicon using tertiary butyl phosphine |
US5141892A (en) | 1990-07-16 | 1992-08-25 | Applied Materials, Inc. | Process for depositing highly doped polysilicon layer on stepped surface of semiconductor wafer resulting in enhanced step coverage |
JP3285934B2 (en) * | 1991-07-16 | 2002-05-27 | 株式会社東芝 | Method for manufacturing semiconductor device |
JPH05206146A (en) * | 1992-01-24 | 1993-08-13 | Toshiba Corp | Manufacture of semiconductor device |
JP3761918B2 (en) * | 1994-09-13 | 2006-03-29 | 株式会社東芝 | Manufacturing method of semiconductor device |
US6034882A (en) | 1998-11-16 | 2000-03-07 | Matrix Semiconductor, Inc. | Vertically stacked field programmable nonvolatile memory and method of fabrication |
US6001717A (en) * | 1999-02-12 | 1999-12-14 | Vanguard International Semiconductor Corporation | Method of making local interconnections for dynamic random access memory (DRAM) circuits with reduced contact resistance and reduced mask set |
KR100442570B1 (en) * | 2000-06-29 | 2004-07-30 | 주식회사 하이닉스반도체 | Method for forming dual gate electrode of semiconductor device |
US6777773B2 (en) | 2000-08-14 | 2004-08-17 | Matrix Semiconductor, Inc. | Memory cell with antifuse layer formed at diode junction |
JP4993810B2 (en) * | 2001-02-16 | 2012-08-08 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US6905963B2 (en) * | 2001-10-05 | 2005-06-14 | Hitachi Kokusai Electric, Inc. | Fabrication of B-doped silicon film by LPCVD method using BCI3 and SiH4 gases |
US6639312B2 (en) * | 2001-11-07 | 2003-10-28 | Matrix Semiconductor, Inc | Dummy wafers and methods for making the same |
-
2003
- 2003-05-20 US US10/441,601 patent/US6815077B1/en not_active Expired - Lifetime
-
2004
- 2004-01-30 US US10/769,047 patent/US7419701B2/en not_active Expired - Lifetime
Patent Citations (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4782465A (en) * | 1983-07-27 | 1988-11-01 | Hitachi, Ltd. | Semiconductor integrated circuit device with memory cells connected to a divided sub-word line |
US5189504A (en) * | 1989-12-11 | 1993-02-23 | Nippon Telegraph And Telephone Corporation | Semiconductor device of MOS structure having p-type gate electrode |
US5389570A (en) * | 1991-08-19 | 1995-02-14 | Kabushiki Kaisha Toshiba | Method of forming boron doped silicon layer and semiconductor |
US6034822A (en) * | 1996-04-10 | 2000-03-07 | Hardware | Device for distributing light on an image frame |
US6410090B1 (en) * | 1998-09-29 | 2002-06-25 | Applied Materials, Inc. | Method and apparatus for forming insitu boron doped polycrystalline and amorphous silicon films |
US6162711A (en) * | 1999-01-15 | 2000-12-19 | Lucent Technologies, Inc. | In-situ boron doped polysilicon with dual layer and dual grain structure for use in integrated circuits manufacturing |
US6495856B2 (en) * | 2000-04-27 | 2002-12-17 | Nec Corporation | Semiconductor device having a test pattern same as conductive pattern to be tested and method for testing semiconductor device for short-circuit |
US20010035525A1 (en) * | 2000-04-27 | 2001-11-01 | Nec Corporation | Semiconductor device having a test pattern same as conductive pattern to be tested and method for testing semiconductor device for short-circuit |
US20040016991A1 (en) * | 2000-04-28 | 2004-01-29 | Matrix Semiconductor, Inc. | Silicon nitride antifuse for use in diode-antifuse memory arrays |
US6420215B1 (en) * | 2000-04-28 | 2002-07-16 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method of fabrication |
US6515888B2 (en) * | 2000-08-14 | 2003-02-04 | Matrix Semiconductor, Inc. | Low cost three-dimensional memory array |
US6580124B1 (en) * | 2000-08-14 | 2003-06-17 | Matrix Semiconductor Inc. | Multigate semiconductor device with vertical channel current and method of fabrication |
US20020028541A1 (en) * | 2000-08-14 | 2002-03-07 | Lee Thomas H. | Dense arrays and charge storage devices, and methods for making same |
US6541312B2 (en) * | 2000-12-22 | 2003-04-01 | Matrix Semiconductor, Inc. | Formation of antifuse structure in a three dimensional memory |
US6486065B2 (en) * | 2000-12-22 | 2002-11-26 | Matrix Semiconductor, Inc. | Method of forming nonvolatile memory device utilizing a hard mask |
US6664639B2 (en) * | 2000-12-22 | 2003-12-16 | Matrix Semiconductor, Inc. | Contact and via structure and method of fabrication |
US6486066B2 (en) * | 2001-02-02 | 2002-11-26 | Matrix Semiconductor, Inc. | Method of generating integrated circuit feature layout for improved chemical mechanical polishing |
US20020105057A1 (en) * | 2001-02-02 | 2002-08-08 | Vyvoda Michael A. | Wafer surface that facilitates particle removal |
US6649451B1 (en) * | 2001-02-02 | 2003-11-18 | Matrix Semiconductor, Inc. | Structure and method for wafer comprising dielectric and semiconductor |
US6635556B1 (en) * | 2001-05-17 | 2003-10-21 | Matrix Semiconductor, Inc. | Method of preventing autodoping |
US20030022526A1 (en) * | 2001-07-30 | 2003-01-30 | Vyvoda Michael A. | Process for fabricating a dielectric film using plasma oxidation |
US20030026157A1 (en) * | 2001-07-30 | 2003-02-06 | Knall N. Johan | Anti-fuse memory cell with asymmetric breakdown voltage |
US6525953B1 (en) * | 2001-08-13 | 2003-02-25 | Matrix Semiconductor, Inc. | Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication |
US6593624B2 (en) * | 2001-09-25 | 2003-07-15 | Matrix Semiconductor, Inc. | Thin film transistors with vertically offset drain regions |
US6624485B2 (en) * | 2001-11-05 | 2003-09-23 | Matrix Semiconductor, Inc. | Three-dimensional, mask-programmed read only memory |
US20030164491A1 (en) * | 2002-02-15 | 2003-09-04 | Lee Thomas H. | Diverse band gap energy level semiconductor device |
US20030155582A1 (en) * | 2002-02-19 | 2003-08-21 | Maitreyee Mahajani | Gate dielectric structures for integrated circuits and methods for making and using such gate dielectric structures |
US20030173643A1 (en) * | 2002-03-13 | 2003-09-18 | Matrix Semiconductor, Inc. | Silicide-silicon oxide-semiconductor antifuse device and method of making |
US20040000679A1 (en) * | 2002-06-27 | 2004-01-01 | Matrix Semiconductor, Inc. | High density 3D rail stack arrays and method of making |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10090415B1 (en) | 2017-11-29 | 2018-10-02 | International Business Machines Corporation | Thin film transistors with epitaxial source/drain contact regions |
US10700211B2 (en) | 2017-11-29 | 2020-06-30 | International Business Machines Corporation | Thin film transistors with epitaxial source/drain contact regions |
Also Published As
Publication number | Publication date |
---|---|
US6815077B1 (en) | 2004-11-09 |
US7419701B2 (en) | 2008-09-02 |
US20040235278A1 (en) | 2004-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11898242B2 (en) | Methods for forming a polycrystalline molybdenum film over a surface of a substrate and related structures including a polycrystalline molybdenum film | |
US7419701B2 (en) | Low-temperature, low-resistivity heavily doped p-type polysilicon deposition | |
US7354848B2 (en) | Poly-silicon-germanium gate stack and method for forming the same | |
US9583559B2 (en) | Capacitor having a top compressive polycrystalline plate | |
US6429086B1 (en) | Method of depositing tungsten nitride using a source gas comprising silicon | |
US7790556B2 (en) | Integration of high k gate dielectric | |
US7238613B2 (en) | Diffusion-enhanced crystallization of amorphous materials to improve surface roughness | |
US7217661B2 (en) | Small grain size, conformal aluminum interconnects and method for their formation | |
JPH04293228A (en) | Manufacture of polycrystalline silicon layer | |
US20060234470A1 (en) | Process sequence for doped silicon fill of deep trenches | |
US20070190775A1 (en) | Low selectivity deposition methods | |
US7153750B2 (en) | Methods of forming capacitors of semiconductor devices including silicon-germanium and metallic electrodes | |
US6853032B2 (en) | Structure and method for formation of a blocked silicide resistor | |
Roozeboom et al. | ALD options for Si-integrated ultrahigh-density decoupling capacitors in pore and trench designs | |
US6245673B1 (en) | Method of forming tungsten silicide film | |
US6218315B1 (en) | HTO (high temperature oxide) deposition for capacitor dielectrics | |
US6962861B2 (en) | Method of forming a polysilicon layer comprising microcrystalline grains | |
JP2001036032A (en) | Method for forming strap and quantum conductive barrier thereof | |
US20020006739A1 (en) | Method for manufacturing a semiconductor device | |
US20230134285A1 (en) | Method for manufacturing semiconductor device and same | |
US6198167B1 (en) | Semiconductor structure exhibiting reduced contact resistance and method for fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATRIX SEMICONDUCTOR, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HERNER, S. BRAD;CLARK, MARK H.;REEL/FRAME:014103/0432;SIGNING DATES FROM 20030513 TO 20030516 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SANDISK 3D LLC,CALIFORNIA Free format text: MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:017544/0769 Effective date: 20051020 Owner name: SANDISK 3D LLC, CALIFORNIA Free format text: MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:017544/0769 Effective date: 20051020 |
|
AS | Assignment |
Owner name: SANDISK 3D LLC, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686 Effective date: 20051020 Owner name: SANDISK 3D LLC,CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686 Effective date: 20051020 Owner name: SANDISK 3D LLC, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686 Effective date: 20051020 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK 3D LLC.;REEL/FRAME:038300/0665 Effective date: 20160324 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANDISK 3D LLC;REEL/FRAME:038520/0552 Effective date: 20160324 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038813/0004 Effective date: 20160516 |