US20040238955A1 - Semiconductor device and method of fabricating the same - Google Patents

Semiconductor device and method of fabricating the same Download PDF

Info

Publication number
US20040238955A1
US20040238955A1 US10/878,379 US87837904A US2004238955A1 US 20040238955 A1 US20040238955 A1 US 20040238955A1 US 87837904 A US87837904 A US 87837904A US 2004238955 A1 US2004238955 A1 US 2004238955A1
Authority
US
United States
Prior art keywords
film
copper
diffusion preventing
metal
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/878,379
Inventor
Soichi Homma
Masahiro Miyata
Hirokazu Ezawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US10/878,379 priority Critical patent/US20040238955A1/en
Publication of US20040238955A1 publication Critical patent/US20040238955A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165—Reinforcing structures
    • H01L2224/02166—Collar structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04073—Bonding areas specifically adapted for connectors of different types
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05157—Cobalt [Co] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05179—Niobium [Nb] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05181—Tantalum [Ta] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2224/05187—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05664—Palladium [Pd] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H01L2224/11462—Electroplating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849—Reflowing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13023—Disposition the whole bump connector protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48647—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48655—Nickel (Ni) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48664—Palladium (Pd) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01007—Nitrogen [N]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01041—Niobium [Nb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01083—Bismuth [Bi]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0495—5th Group
    • H01L2924/04953—TaN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0496—6th Group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to a semiconductor device and, more particularly, to a device having a copper pad and a method of fabricating the same.
  • wiring layers in a semiconductor chip are formed by using copper, instead of aluminum, for reasons of preventing signal delay and the like.
  • pads formed on the surface of a semiconductor chip are also formed using copper like copper wiring.
  • the first method is generally called flip chip mounting by which a semiconductor chip is mounted in a vertically inverted state on a wiring substrate. Solder bumps are formed on copper pads of the semiconductor chip. The semiconductor chip is mounted on the wiring substrate via the solder bumps, and a layer of an encapsulating resin is formed between them.
  • Solder balls arranged in the form of an array are formed on the opposite side of the wiring substrate and connected to a printed circuit board (not shown) or the like.
  • FIGS. 18A to 18 E show a semiconductor device fabrication method of forming a copper pad in order of steps.
  • a copper pad 101 is formed on the surface of a silicon substrate 103 . With the surface of this copper pad 101 exposed, the silicon substrate 103 is covered with a passivation film 102 .
  • a titanium film 104 As shown in FIG. 18B, a titanium film 104 , a nickel film 105 , and a palladium film 106 are stacked in this order on the entire wafer surface by sputtering or evaporation, thereby forming a barrier metal.
  • this barrier metal is coated with a resist, and a hole is formed to obtain a resist film 107 .
  • solder plating is formed as a low-melting metal film 108 for forming a projecting electrode.
  • the resist film 107 is removed, and the Pd/Ni/Ti films 104 , 105 , and 106 forming the barrier metal are etched.
  • the whole semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere to reflow the solder.
  • the second method is wire bonding. As shown in FIG. 19, a copper pad 302 is formed on a silicon substrate 300 . With the surface of this copper pad 302 exposed, the silicon substrate 300 is covered with a passivation film 301 . A gold wire 304 is connected to the copper pad 302 of this semiconductor chip. After this bonding connection, the semiconductor chip is mounted on a wiring substrate and encapsulated with a molding resin.
  • the third method uses TAB (Tape Automated Bonding). That is, a gold bump is formed on a pad of a semiconductor chip. The semiconductor chip is mounted on a metal cap, and a polyimide tape on which wiring is formed is connected to the gold bump.
  • TAB Peripheral Component Interconnect
  • a metal stacked film is formed to suppress diffusion of tin in the solder.
  • copper in the copper pad reaches the solder through this metal stacked film and forms an intermetallic compound of tin and copper. As a consequence, the shear strength lowers when the device is left to stand at high temperatures.
  • a thick barrier metal of copper or nickel can be formed on a copper pad by electroplating. In this method, however, the number of fabrication steps increases by the plating step.
  • the present invention has been made in consideration of the above situation, and has as its object to provide a semiconductor device capable of ensuring high shear strength by connecting a solder bump, gold wire, or gold bump to a copper pad without increasing the number of fabrication steps, and a method of fabricating the same.
  • the present invention is a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising a copper diffusion preventing film formed on the surface of the copper pad to prevent diffusion of copper, and a metal bump electrically connected to the copper pad with the copper diffusion preventing film interposed between them, wherein the semiconductor element is mounted on the wiring substrate via the metal bump.
  • the copper diffusion preventing film can contain at least one of Ni, Cr, TiN, TaN, Ta, Nb, and WN.
  • the present invention is a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising a copper diffusion preventing film formed on the surface of the copper pad to prevent diffusion of copper, a metal film formed on the surface of the copper diffusion preventing film to improve adhesion between the copper diffusion preventing film and a metal wire, and the metal wire electrically connected to the copper pad with the copper diffusion preventing film and the metal film interposed between them, wherein the semiconductor element is mounted on the wiring substrate via the metal wire.
  • the copper diffusion preventing film can contain at least one of Ni, Cr, TiN, TaN, Ta, Nb, and WN, and the metal film can contain one of Au and Pd.
  • the metal bump can contain gold, and one of a stacked film of Ti, Ni, and Pd, a stacked film of Ti, Ni, and Au, a stacked film of TiW and Au, and a stacked film of TiW and Pd can be formed between the copper diffusion preventing film and the metal bump.
  • the metal bump can contain solder, and one of a stacked film of Ti and Ni, a stacked film of Ti, Ni, and Pd, a stacked film of Ti, Ni, and Au, a stacked film of Cr and Ni, a stacked film of Cr and Au, a stacked film of Cr, Ni, and Au, a stacked film of Cr, Ni, and Pd, a stacked film of Ti and Cu, a stacked film of Ti, Cu, and Au, a stacked film of Cr and Cu, and a stacked film of Cr, Cu, and Au can be formed between the copper diffusion preventing film and the metal bump.
  • the present invention is a method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal bump to be electrically connected to the copper pad with the copper diffusion preventing film interposed between them, and mounting the semiconductor element on the wiring substrate via the metal bump.
  • the present invention is a semiconductor device fabrication method of mounting a semiconductor element having a copper pad on a wiring substrate by flip chip mounting by using a solder bump, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal stacked film for suppressing diffusion of tin contained in a solder bump on the copper diffusion preventing film, forming the solder bump on the metal stacked film, and mounting the semiconductor element on the wiring substrate via the solder bump.
  • the metal stacked film can be one of a stacked film of Ti and Ni, a stacked film of Ti, Ni, and Pd, a stacked film of Ti, Ni, and Au, a stacked film of Cr and Ni, a stacked film of Cr and Au, a stacked film of Cr, Ni, and Au, a stacked film of Cr, Ni, and Pd, a stacked film of Ti and Cu, a stacked film of Ti, Cu, and Au, a stacked film of Cr and Cu, and a stacked film of Cr, Cu, and Au.
  • the present invention is a method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal film for improving adhesion to a metal wire on the copper diffusion preventing film, electrically connecting the metal wire to the copper pad with the copper diffusion preventing film and the metal film interposed between them, and mounting the semiconductor element on the wiring substrate via the metal wire.
  • the present invention is a method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal stacked film for preventing diffusion of gold on the copper diffusion preventing film, forming a gold bump to be electrically connected to the copper pad with the copper diffusion preventing film and the metal stacked film interposed between them, and mounting the semiconductor element on the wiring substrate via the gold bump.
  • a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this suppresses diffusion of a component in a metal bump or metal wire and copper. Therefore, no intermetallic compound of the component in the metal bump or metal wire and copper is formed, so no interfacial de-adhesion removal takes place. Accordingly, a highly reliable connection is obtained. Additionally, the fabrication process can be simplified compared to a method of forming a thick barrier metal by electroplating.
  • the present invention is a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising a copper diffusion preventing film formed on the surface of the copper pad to prevent diffusion of copper, an aluminum film formed on the surface of the copper diffusion preventing film, and a metal wire electrically connected to the copper pad with the copper diffusion preventing film and the aluminum film interposed between them, wherein the semiconductor element is mounted on the wiring substrate via the metal wire.
  • the device can further comprise a metal film for improving adhesion between the copper diffusion preventing film and the aluminum film.
  • the copper diffusion preventing film can contain at least one of Ni, Cr, TiN, TaN, Ta, Nb, and WN.
  • this metal film can contain at least one of Ti, Ni, Cr, TiN, TaN, Ta, Nb, and WN.
  • the device can further comprise a passivation film covering the copper pad or a passivation film covering the copper pad and the copper diffusion preventing film.
  • a method of fabricating this semiconductor device comprises the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming an aluminum film on the copper diffusion preventing film, electrically connecting a metal wire to the copper pad with the copper diffusion preventing film and the aluminum film interposed between them, and mounting the semiconductor element on the wiring substrate via the metal wire.
  • the method can further comprise the step of forming a metal film for improving adhesion between the copper diffusion preventing film and the aluminum film.
  • FIGS. 1A to 1 F are longitudinal sectional views showing the structure of a semiconductor device according to the first embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 2A to 2 E are longitudinal sectional views showing the structure of a modification of the semiconductor device according to the first embodiment and a method of fabricating the same in order of steps;
  • FIGS. 3A to 3 D are longitudinal sectional views showing the structure of a semiconductor device according to the second embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 4A and 4B are longitudinal sectional views showing the structure of a semiconductor device according to the third embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 5A to 5 F are longitudinal sectional views showing the structure of a semiconductor device according to the fourth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 6A to 6 C are longitudinal sectional views showing the structure of a semiconductor device according to the fifth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 7A to 7 D are longitudinal sectional views showing the structure of a semiconductor device according to the sixth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 8A to 8 E are longitudinal sectional views showing the structure of a semiconductor device according to the seventh embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 9A to 9 E are longitudinal sectional views showing the structure of a semiconductor device according to the eighth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 10A to 10 D are longitudinal sectional views showing the structure of a modification of the semiconductor device according to the eighth embodiment and a method of fabricating the same in order of steps;
  • FIG. 11 is a graph comparing the shear strength of a solder bump connected to a copper pad of the semiconductor devices according to the above embodiments with that of a semiconductor device relevant to the present invention
  • FIG. 12 is a longitudinal sectional view showing a structure when the semiconductor device of any of the above embodiments is flip-chip-mounted;
  • FIG. 13 is a longitudinal sectional view showing a structure when the semiconductor device to which gold wires are connected according to any of the above embodiments is mounted on a wiring substrate and encapsulated with a resin;
  • FIG. 14 is a longitudinal sectional view showing a structure when TAB mounting is performed for a semiconductor chip having copper pads;
  • FIGS. 15A to 15 E are longitudinal sectional views showing the structure of a semiconductor device according to the ninth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIG. 16 is a longitudinal sectional view showing one modification of the ninth embodiment
  • FIG. 17 is a longitudinal sectional view showing another modification of the ninth embodiment.
  • FIGS. 18A to 18 E are longitudinal sectional views showing the structure of a semiconductor device relevant to the present invention and a method of fabricating the same in order of steps;
  • FIG. 19 is a longitudinal sectional view showing a structure when a gold wire is connected by bonding to a semiconductor chip having a copper pad.
  • a semiconductor chip wafer (6 inches in diameter and 625 ⁇ m in thickness) on which a copper pad 1 is formed is prepared.
  • the size of this copper pad 1 is 100 ⁇ m square.
  • a plurality of such pads are two-dimensionally formed at a pitch of 350 ⁇ m on the entire surface of a semiconductor chip (10 mm ⁇ 10 mm).
  • the longitudinal sectional structure in this state is as shown in FIG. 1A.
  • the copper pad 1 is formed on the surface of a silicon substrate 3 . With the surface of this copper pad 1 exposed, the surface of the silicon substrate 3 is covered with a passivation film 2 having a thickness of, e.g., 1 ⁇ m.
  • a copper diffusion preventing film 4 is formed on the entire wafer surface by, e.g., sputtering or evaporation.
  • This copper diffusion preventing film 4 is formed to have a thickness of, e.g., 1 ⁇ m by using Ni, Cr, TiN, TaN, Ta, Nb, or WN.
  • a 1,000- ⁇ thick titanium film 5 , a 3,000- ⁇ thick nickel film 6 , and a 500- ⁇ thick palladium film 7 are formed in this order on the entire wafer surface by using, e.g., a sputtering system or an electron beam evaporation system, thereby forming a barrier metal.
  • this barrier metal is coated with a resist film 8 having a thickness of about 50 ⁇ m.
  • a square hole of 100 ⁇ m side is formed in a portion of this resist film 8 , which corresponds to a prospective projecting electrode portion on the copper pad 1 .
  • This hole is plated with 50- ⁇ m thick solder as a low-melting metal film 9 for forming a projecting electrode.
  • the semiconductor wafer having a resist pattern is dipped into a solution containing 30 g/l of tin, 20 g/l of lead, 100 g/l of alkanesulfonic acid, and an additive consisting primarily of a surfactant.
  • plating is performed under moderate stirring at a current density of 1 A/dm 2 by using the barrier metal as a cathode and an Sn/Pb plate as an anode.
  • the resist film 8 is removed by using a solvent such as acetone or a release agent, and the Pd/Ni/Ti film as the barrier metal is etched.
  • an aqua regia-based etchant is used to etch the palladium film 7 and the nickel film 6 .
  • An ethylenediaminetetraacetic acid-based etchant can be used to etch the titanium film 5 .
  • the copper diffusion preventing film 4 is also patterned by etching.
  • the whole semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the low-melting metal film 9 .
  • the wafer is diced into semiconductor chips, and flip chip mounting is performed. That is, a semiconductor chip and a mounting substrate are temporarily fixed and passed through a nitrogen reflow furnace to melt the low-melting metal film 9 forming the bump. Consequently, the semiconductor chip is mounted as it is electrically connected to the mounting substrate, thereby obtaining a semiconductor device.
  • a connection pad on the wiring substrate is one of Cu, Ni, Au, and Pd or a stacked film or mixed film of these metals.
  • one of low-melting metals such as Sn, pb, Ag, Bi, Zn, In, Sb, Cu, Bi and Ge or a mixed film of these metals is formed on a metal film.
  • a semiconductor device can also be formed by filling and later curing a silicone resin between the semiconductor chip, which is mounted on the mounting substrate, and the mounting substrate.
  • An epoxy resin or an acrylic resin can also be used as the resin.
  • a square chip of 10 mm side on which 900 bumps were formed was used as a semiconductor ship, and this chip was mounted on a resin substrate to form a sample.
  • the temperature was maintained in ⁇ 65° C. for 30 min, 25° C. for 5 min, and 150° C. for 30 min in one cycle.
  • the shear strength of the metal bump had no problem against a force of 50 gf even after the sample was left to stand at a high temperature of 150° C. for 1,000 hr. That is, neither bump removal nor strength degradation occurred, and no short circuit between bumps took place.
  • the bump shear strength did not lower even after the semiconductor wafer was left to stand at 150° C. for 5,000 hr.
  • solder bump Sn/Pb solder was used as the solder bump.
  • metals such as Sn, Pb, Ag, Bi, Zn, In, Sb, Cu, Bi, and Ge or by a mixed film of these metals.
  • a titanium/nickel/palladium film is used as a barrier metal.
  • a titanium/nickel stacked film titanium/nickel/gold stacked film, chromium/nickel stacked film, chromium/gold stacked film, chromium/nickel/gold stacked film, chromium/nickel/palladium stacked film, titanium/copper stacked film, titanium/copper/gold stacked film, chromium/copper stacked film, and chromium/copper/gold stacked film.
  • a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this prevents diffusion of tin in a solder bump and copper. Therefore, no intermetallic compound of copper and tin is formed, so no interface removal occurs. Consequently, a highly reliable connection is obtained. Also, the fabrication process can be simplified compared to a method of forming a thick barrier metal by electroplating.
  • the titanium film 5 , the nickel film 6 , the palladium film 7 are formed on the copper diffusion preventing film 4 , and the low-melting metal film 9 is formed on top of these films.
  • a low-melting metal film 9 can also be formed directly on a copper diffusion preventing film 4 .
  • a copper pad 11 As shown in FIG. 3A, similar to the steps shown in FIGS. 1A and 1B in the first embodiment described above, a copper pad 11 , a passivation film 12 , and a copper diffusion preventing film 14 are formed on a silicon substrate 13 .
  • a resist film 20 is formed on the entire surface of the silicon substrate 13 .
  • the resist film 20 developed such that its portion corresponding to a hole in the passivation film 12 on the copper pad 11 , and a resist film 20 portion larger than this hole remains.
  • the size of this residual resist film 20 is, e.g., 70 ⁇ m square.
  • the resist film 20 is used as a mask to etch the copper diffusion preventing film 14 , thereby patterning the film 14 such that it remains in a portion corresponding to the hole.
  • a titanium film 15 , a nickel film 16 , a palladium film 17 , and a low-melting metal film 19 are formed as shown in FIG. 3D.
  • the copper diffusion preventing film 14 formed on the copper pad 11 is so patterned as to correspond to the hole before the barrier metal layer is formed. Therefore, only the barrier metal needs to be etched, so the fabrication process is simple.
  • the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the low-melting metal film 19 . After that, electrical tests are conducted, dicing is performed to divide the wafer into chips, and flip chip mounting is performed.
  • a semiconductor wafer (6 inches in diameter and 625 ⁇ m in thickness) having a copper pad 31 is prepared.
  • a copper diffusion preventing film 34 is formed on the copper pad 31 by electroless plating.
  • this copper diffusion preventing film 34 Ni, Cr, TiN, TaN, Ta, Nb, or WN is used. Electroless plating can selectively form the copper diffusion preventing film 34 only on the copper pad 31 .
  • the copper diffusion preventing film 34 is to be formed by selecting Ni, Ni-B or Ni-P can also be used.
  • the subsequent steps are similar to the abovementioned first and second embodiments. Consequently, as shown in FIG. 4B, a titanium film 35 , a nickel film 36 , a palladium film 37 , and a low-melting metal film 39 are formed.
  • the copper diffusion preventing film 34 is selectively formed on the copper pad 31 by electroless plating. Hence, the copper diffusion preventing film formed on the copper pad need not be etched by patterning unlike in the first and second embodiments. This simplifies the fabrication process.
  • the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the solder metal. After that, electrical tests are conducted, the wafer is diced into semiconductor chips, and flip chip mounting is performed.
  • the low-melting metal film is formed on the copper pad by electroless plating. This allows easy formation of the metal film. Electroless plating can smoothen roughness on the surface of the copper pad to thereby improve the adhesion to the barrier metal, and can also improve the barrier characteristics.
  • a semiconductor wafer (6 inches in diameter and 625 ⁇ m in thickness) having a copper pad 41 is prepared. In this stage, no passivation film is formed.
  • the size of the copper pad 41 is 100 ⁇ m square.
  • a plurality of such copper pads are two-dimensionally formed at a pitch of 350 ⁇ m on the entire surface of a semiconductor chip (10 mm ⁇ 10 mm).
  • a copper diffusion preventing film 44 is formed on the entire surface of the semiconductor wafer.
  • Ni, Cr, TiN, TaN, Ta, Nb, or WN is used as this copper diffusion preventing film 44 .
  • a resist film is formed on the whole semiconductor wafer surface, and exposure and development are performed such that the resist film 40 remains on the copper pad 41 as shown in FIG. 5D.
  • the copper diffusion preventing film 44 is patterned by etching so as to remain only on the copper pad 41 .
  • a passivation film 42 is formed.
  • an inorganic film such as SiN or SiO 2
  • an organic film such as polyimide, BCB, or epoxy resin, or a composite film of these films is used.
  • the above steps are similar to the first embodiment.
  • the copper diffusion preventing film 44 is formed first on the copper pad 41 , so only a barrier metal needs to be etched.
  • the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow a low-melting metal film 49 as shown in FIG. 5F.
  • a semiconductor wafer (6 inches in diameter and 625 ⁇ m in thickness) having a copper pad 51 is prepared. In this stage, no passivation film is formed.
  • the size of the copper pad 51 is 100 ⁇ m square.
  • a plurality of such copper pads are two-dimensionally formed at a pitch of 350 ⁇ m on the entire surface of a semiconductor chip (10 mm ⁇ 10 mm).
  • the copper pad 51 and a copper wiring portion are electroless-plated to selectively form a copper diffusion preventing film 54 .
  • this copper diffusion preventing film 54 Ni, Cr, TiN, TaN, Ta, Nb, or WN is used. Instead of Ni, Ni-B or Ni-P can also be used.
  • the copper diffusion preventing film 54 is selectively formed on the copper pad 51 . Hence, the subsequent steps are identical with FIGS. 5E and 5F in the fourth embodiment.
  • the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow a low-melting metal film 59 , as shown in FIG. 6C.
  • the low-melting metal film is formed using electroless plating, so the fabrication process can be simplified. Also, the use of this electroless plating can smoothen roughness on the surface of the copper pad to thereby improve the adhesion to the barrier metal, and can also improve the barrier characteristics.
  • solder paste is buried in a hole by using a squeegee.
  • a copper diffusion preventing film 64 is formed on a copper pad 61 .
  • a titanium film 65 , a nickel film 66 , and a palladium film 67 are formed as a barrier metal, and a resist film 68 is also formed.
  • This resist film 68 has a square pattern of, e.g., 100 ⁇ m side.
  • the resist film 68 is used as a mask to pattern the titanium film 65 , the nickel film 66 , and the palladium film 67 by etching.
  • the copper diffusion preventing film 64 is also patterned.
  • a 60- ⁇ m thick printing mask 601 which is, e.g., 160 ⁇ m square is aligned on the semiconductor wafer.
  • This printing mask 601 has a printing mask hole as shown.
  • Solder paste is buried as low-melting metal paste 603 in the printing mask hole by moving a squeegee 602 in the direction of an arrow.
  • the printing mask 601 is pulled up toward the upper portion of the drawing, or the semiconductor wafer is pulled down toward the lower portion, to leave the solder paste behind in the barrier metal portion.
  • the semiconductor wafer is heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the solder paste, and a flux is washed away. After that, electrical tests are conducted, the wafer is diced into chips, and flip chip mounting is performed.
  • an Sn-Pb solder bump is used as low-melting metal paste.
  • high reliability can also be obtained by using a metal mixture of, e.g., Sn, Pb, Ag, Bi, Zn, In, Sb, Cu, Bi, and Ge.
  • a solder bump can be formed by printing or by burying it in a mask hole by using a squeegee, it can also be formed by placing a solder ball or coating the barrier metal with molten solder.
  • a low-melting metal film is formed by printing. This can make the fabrication process simpler than when the film is formed by plating.
  • FIGS. 8A to 8 E The structure of a semiconductor device according to the seventh embodiment of the present invention and a method of fabricating the same will be described below with reference to FIGS. 8A to 8 E.
  • This embodiment uses a mounting method which bonds a metal wire.
  • a semiconductor wafer (6 inches in diameter and 625 ⁇ m in thickness) having a copper pad 71 is used.
  • the size of this copper pad 71 is 100 ⁇ m square.
  • a plurality of such copper pads are arranged at a pitch of 200 ⁇ m in a peripheral region of each semiconductor chip (10 mm ⁇ 10 mm) on the wafer.
  • a copper diffusion preventing film 74 is formed on the upper surface of the copper pad 71 by sputtering or evaporation.
  • this copper diffusion preventing film 74 Ni, Cr, TiN, TaN, Ta, Nb, or WN is used.
  • a gold film 75 is formed on the entire semiconductor wafer surface by using a sputtering system or electron beam evaporation.
  • a palladium film can also be formed instead of the gold film.
  • the gold film 75 is coated with a resist (not shown), and this resist is exposed and developed to form a resist film 100 Am square.
  • This resist film is used as a mask to etch the gold film 75 and the copper diffusion preventing film 74 .
  • a shape shown in FIG. 8D is obtained.
  • electrical tests are conducted, and the wafer is diced into chips. Each chip is placed on a mounting substrate and, as shown in FIG. 8E, mounted as it is electrically connected to the mounting substrate by bonding a gold-containing metal wire 76 onto the gold film 75 .
  • a semiconductor device was fabricated in accordance with the above steps and subjected to a temperature cycle test to examine its reliability.
  • this temperature cycle test one cycle was ⁇ 65° C. (30 min) ⁇ 25° C. (5 min) ⁇ 150° C. (30 min). Even after 3,000 such cycles, the tensile strength of the bonding wire did not lower, and no breaking was found. Also, no lowering of the ball shear strength in the wire connected portion was found.
  • a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this suppresses diffusion of copper between a metal wire and the copper. Accordingly, the connection strength between the metal wire and the copper pad and the reliability improve.
  • FIG. 9A a semiconductor wafer (6 inches in diameter and 625 ⁇ m thick) having a copper pad 81 is used.
  • the size of this copper pad 81 is 50 ⁇ m square.
  • a plurality of such copper pads are formed at a pitch of 60 ⁇ m on the periphery of each semiconductor chip (10 mm ⁇ 10 mm) on the semiconductor wafer.
  • a copper diffusion preventing film 84 is formed on the upper surface of the copper pad 81 by sputtering or evaporation.
  • this copper diffusion preventing film Ni, Cr, TiN, TaN, Ta, Nb, or WN is used.
  • a titanium film 85 , a nickel film 86 , and a palladium film 87 are formed on the entire semiconductor wafer surface by using, e.g., a sputtering system or electron beam evaporation.
  • titanium/nickel/palladium film instead of forming the titanium/nickel/palladium film as a barrier metal, it is also possible to use any of a titanium/nickel/gold stacked film, titanium/tungsten/gold stacked film, and titanium/tungsten/palladium stacked film as another stacked film.
  • the palladium film 87 is coated with a 20- ⁇ m thick resist, and this resist is exposed and developed to form a hole 50 ⁇ m square, thereby obtaining a resist film 88 .
  • This hole is plated with a 16- ⁇ m thick gold film 89 .
  • the resist film 88 is removed by using a solvent such as acetone or a release agent, and the palladium film 87 , nickel film 86 , and titanium film 85 forming the barrier metal are etched.
  • the etching of the palladium film 87 and the nickel film 86 is done by using an aqua regia-based etchant.
  • the titanium film 85 can be etched using an ethylenediaminetetraacetic acid-based etchant. Furthermore, the copper diffusion preventing film 84 is etched. After that, electrical tests are conducted, the wafer is diced into chips, and each chip is mounted on a tape substrate by TAB by using gold bumps.
  • a semiconductor device was fabricated in accordance with the above steps and subjected to a temperature cycle test to examine its reliability.
  • this temperature cycle test one cycle was ⁇ 65° C. (30 min) ⁇ 25° C. (5 min) ⁇ 150° C. (30 min). Even after 3,000 such cycles, the connection strength of the gold bump did not lower, and no breaking was found.
  • a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this suppresses diffusion of the copper to a gold bump. Accordingly, no interface removal occurs, so a highly reliable connection is obtained.
  • the gold bump 89 is formed after the titanium film 85 , the nickel film 86 , and the palladium film 87 are formed on the copper diffusion preventing film 84 .
  • a gold bump 89 can also be formed directly on a copper diffusion preventing film 84 without forming the titanium film 85 , the nickel film 86 , and the palladium film 87 .
  • a silicon substrate 603 (a semiconductor chip wafer (6 inches in diameter and 625 ⁇ m in thickness) having a copper pad 601 is prepared.
  • the size of this copper pad 601 is, e.g., 100 ⁇ m square.
  • a plurality of such copper pads are formed at a pitch of 200 ⁇ m on the periphery of a semiconductor chip (10 mm ⁇ 10 mm).
  • the surface of the silicon substrate 603 is covered with a passivation film 602 having a thickness of, e.g., 1 ⁇ m.
  • a copper diffusion preventing film 604 is formed on the entire surface of the silicon substrate 603 by, e.g., sputtering or evaporation.
  • This copper diffusion preventing film 604 is formed to have a thickness of, e.g., 1 ⁇ m by using Ni, Cr, TiN, TaN, Ta, Nb, or WN.
  • an aluminum (Al) film 605 is formed on the entire surface of the silicon substrate 603 by using, e.g., a sputtering system or an electron beam evaporation system.
  • a metal wire 606 is bonded on the aluminum film 605 and then bonded to an electrode on a wiring substrate (not shown), thereby mounting each chip.
  • a semiconductor device obtained by the above steps was subjected to a temperature cycle test to examine its reliability.
  • this temperature cycle test one cycle was ⁇ 65° C. (30 min) ⁇ 25° C. (5 min) ⁇ 150° C. (30 min).
  • the metal wire 606 is connected directly to the aluminum film 605 .
  • an adhesion layer 705 can also be formed between an aluminum film 706 and a copper diffusion preventing film 704 .
  • this adhesion layer it is possible to use Ti, Ni, Cr, TiN, TaN, Ta, Nb, or WN, or a stacked film of these metals.
  • a copper pad 701 , a passivation film 702 , the copper diffusion preventing film 704 , the aluminum film 706 , and a metal wire 707 are formed in the same manner as in the ninth embodiment, so a detailed description thereof will be omitted.
  • a passivation film 802 can be formed to cover not only a copper pad 801 but a copper diffusion preventing film 804 .
  • a semiconductor chip 204 is vertically inverted and placed on a wiring substrate 201 .
  • Bumps 203 made of, e.g., solder or gold are formed on copper pads of this semiconductor chip 204 .
  • the semiconductor chip 204 having this structure is placed on the wiring substrate 201 via the bumps 203 , and an encapsulating resin 202 is formed between the semiconductor chip 204 and the wiring substrate 201 .
  • Solder balls 205 arranged in the form of an array are formed on the opposite surface of the wiring substrate 201 and connected to a printed circuit board (not shown).
  • a metal wire 76 is connected by bonding as shown in FIG. 8E. After that, as shown in FIG. 13, a semiconductor chip 402 is placed on a wiring substrate 401 and encapsulated with a molding resin 405 . Solder balls 404 are formed in the form of an array on the surface away from the mounting surface of the wiring substrate 401 .
  • a barrier metal is formed by titanium/nickel/palladium films
  • this barrier metal can also be formed using another material.
  • a copper diffusion preventing film is formed on a copper pad connected to a copper line, and a barrier metal is formed on this copper diffusion preventing film.
  • similar effects can be obtained when a copper diffusion preventing film is formed on a silver pad connected to a silver line and a barrier metal is formed on this copper diffusion preventing film.

Abstract

After a copper diffusion preventing film 4 is formed on a copper pad 1, a barrier metal including a titanium film 5, a nickel film 6, and a palladium film 7 is formed on the copper diffusion preventing film 4. The copper diffusion preventing film formed on the copper pad suppresses diffusion of copper. Even when a solder bump is formed on the copper pad, diffusion of tin in the solder and copper is suppressed. This prevents formation of an intermetallic compound between copper and tin, so no interface de-adhesion or delamination occurs and a highly reliable connection is obtained. This structure can be realized by a simple fabrication process unlike a method of forming a thick barrier metal by electroplating. In this invention, high shear strength can be ensured by connecting a solder bump, gold wire, or gold bump to a copper pad without increasing the number of fabrication steps.

Description

    BACKGROUND OF THE INVENTION
  • The present invention relates to a semiconductor device and, more particularly, to a device having a copper pad and a method of fabricating the same. [0001]
  • Recently, in the field of semiconductor devices, wiring layers in a semiconductor chip are formed by using copper, instead of aluminum, for reasons of preventing signal delay and the like. In this case, pads formed on the surface of a semiconductor chip are also formed using copper like copper wiring. [0002]
  • The following three methods are used to mount a semiconductor chip on a wiring substrate and electrically connect them. [0003]
  • The first method is generally called flip chip mounting by which a semiconductor chip is mounted in a vertically inverted state on a wiring substrate. Solder bumps are formed on copper pads of the semiconductor chip. The semiconductor chip is mounted on the wiring substrate via the solder bumps, and a layer of an encapsulating resin is formed between them. [0004]
  • Solder balls arranged in the form of an array are formed on the opposite side of the wiring substrate and connected to a printed circuit board (not shown) or the like. [0005]
  • A method relevant to the present invention by which a solder bump is formed on a copper pad will be described below. [0006]
  • FIGS. 18A to [0007] 18E show a semiconductor device fabrication method of forming a copper pad in order of steps.
  • As shown in FIG. 18A, a [0008] copper pad 101 is formed on the surface of a silicon substrate 103. With the surface of this copper pad 101 exposed, the silicon substrate 103 is covered with a passivation film 102.
  • As shown in FIG. 18B, a titanium film [0009] 104, a nickel film 105, and a palladium film 106 are stacked in this order on the entire wafer surface by sputtering or evaporation, thereby forming a barrier metal.
  • As shown in FIG. 18C, this barrier metal is coated with a resist, and a hole is formed to obtain a [0010] resist film 107. In this hole, solder plating is formed as a low-melting metal film 108 for forming a projecting electrode.
  • As shown in FIG. 18D, the [0011] resist film 107 is removed, and the Pd/Ni/Ti films 104, 105, and 106 forming the barrier metal are etched.
  • The whole semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere to reflow the solder. [0012]
  • The second method is wire bonding. As shown in FIG. 19, a [0013] copper pad 302 is formed on a silicon substrate 300. With the surface of this copper pad 302 exposed, the silicon substrate 300 is covered with a passivation film 301. A gold wire 304 is connected to the copper pad 302 of this semiconductor chip. After this bonding connection, the semiconductor chip is mounted on a wiring substrate and encapsulated with a molding resin.
  • The third method uses TAB (Tape Automated Bonding). That is, a gold bump is formed on a pad of a semiconductor chip. The semiconductor chip is mounted on a metal cap, and a polyimide tape on which wiring is formed is connected to the gold bump. [0014]
  • Unfortunately, the aforementioned semiconductor devices have the following problems. As described above, a copper pad of a semiconductor chip is subjected to (1) flip chip mounting using a solder bump, (2) connection by bonding to a gold wire, or (3) TAB mounting using a gold bump. The problems of these methods will be separately described below. [0015]
  • (1) To form a solder bump on a copper pad, a metal stacked film is formed to suppress diffusion of tin in the solder. However, copper in the copper pad reaches the solder through this metal stacked film and forms an intermetallic compound of tin and copper. As a consequence, the shear strength lowers when the device is left to stand at high temperatures. [0016]
  • (2) In bonding connection of a copper pad and a gold wire, it is difficult to connect gold and copper by ultrasonic waves commonly used. [0017]
  • (3) To form a gold bump on a copper pad, a metal stacked film is formed to suppress diffusion of gold. However, copper in the copper pad reaches the gold through this metal stacked film. Consequently, the shear strength lowers by diffusion of the gold and copper. [0018]
  • To avoid the problem of item (1) above, a thick barrier metal of copper or nickel can be formed on a copper pad by electroplating. In this method, however, the number of fabrication steps increases by the plating step. [0019]
    • SUMMARY OF THE INVENTION
  • The present invention has been made in consideration of the above situation, and has as its object to provide a semiconductor device capable of ensuring high shear strength by connecting a solder bump, gold wire, or gold bump to a copper pad without increasing the number of fabrication steps, and a method of fabricating the same. [0020]
  • The present invention is a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising a copper diffusion preventing film formed on the surface of the copper pad to prevent diffusion of copper, and a metal bump electrically connected to the copper pad with the copper diffusion preventing film interposed between them, wherein the semiconductor element is mounted on the wiring substrate via the metal bump. [0021]
  • The copper diffusion preventing film can contain at least one of Ni, Cr, TiN, TaN, Ta, Nb, and WN. [0022]
  • The present invention is a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising a copper diffusion preventing film formed on the surface of the copper pad to prevent diffusion of copper, a metal film formed on the surface of the copper diffusion preventing film to improve adhesion between the copper diffusion preventing film and a metal wire, and the metal wire electrically connected to the copper pad with the copper diffusion preventing film and the metal film interposed between them, wherein the semiconductor element is mounted on the wiring substrate via the metal wire. [0023]
  • The copper diffusion preventing film can contain at least one of Ni, Cr, TiN, TaN, Ta, Nb, and WN, and the metal film can contain one of Au and Pd. [0024]
  • The metal bump can contain gold, and one of a stacked film of Ti, Ni, and Pd, a stacked film of Ti, Ni, and Au, a stacked film of TiW and Au, and a stacked film of TiW and Pd can be formed between the copper diffusion preventing film and the metal bump. [0025]
  • The metal bump can contain solder, and one of a stacked film of Ti and Ni, a stacked film of Ti, Ni, and Pd, a stacked film of Ti, Ni, and Au, a stacked film of Cr and Ni, a stacked film of Cr and Au, a stacked film of Cr, Ni, and Au, a stacked film of Cr, Ni, and Pd, a stacked film of Ti and Cu, a stacked film of Ti, Cu, and Au, a stacked film of Cr and Cu, and a stacked film of Cr, Cu, and Au can be formed between the copper diffusion preventing film and the metal bump. [0026]
  • The present invention is a method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal bump to be electrically connected to the copper pad with the copper diffusion preventing film interposed between them, and mounting the semiconductor element on the wiring substrate via the metal bump. [0027]
  • The present invention is a semiconductor device fabrication method of mounting a semiconductor element having a copper pad on a wiring substrate by flip chip mounting by using a solder bump, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal stacked film for suppressing diffusion of tin contained in a solder bump on the copper diffusion preventing film, forming the solder bump on the metal stacked film, and mounting the semiconductor element on the wiring substrate via the solder bump. [0028]
  • The metal stacked film can be one of a stacked film of Ti and Ni, a stacked film of Ti, Ni, and Pd, a stacked film of Ti, Ni, and Au, a stacked film of Cr and Ni, a stacked film of Cr and Au, a stacked film of Cr, Ni, and Au, a stacked film of Cr, Ni, and Pd, a stacked film of Ti and Cu, a stacked film of Ti, Cu, and Au, a stacked film of Cr and Cu, and a stacked film of Cr, Cu, and Au. [0029]
  • The present invention is a method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal film for improving adhesion to a metal wire on the copper diffusion preventing film, electrically connecting the metal wire to the copper pad with the copper diffusion preventing film and the metal film interposed between them, and mounting the semiconductor element on the wiring substrate via the metal wire. [0030]
  • The present invention is a method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming a metal stacked film for preventing diffusion of gold on the copper diffusion preventing film, forming a gold bump to be electrically connected to the copper pad with the copper diffusion preventing film and the metal stacked film interposed between them, and mounting the semiconductor element on the wiring substrate via the gold bump. [0031]
  • In the semiconductor devices and their fabrication methods according to the present invention, a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this suppresses diffusion of a component in a metal bump or metal wire and copper. Therefore, no intermetallic compound of the component in the metal bump or metal wire and copper is formed, so no interfacial de-adhesion removal takes place. Accordingly, a highly reliable connection is obtained. Additionally, the fabrication process can be simplified compared to a method of forming a thick barrier metal by electroplating. [0032]
  • Also, the present invention is a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising a copper diffusion preventing film formed on the surface of the copper pad to prevent diffusion of copper, an aluminum film formed on the surface of the copper diffusion preventing film, and a metal wire electrically connected to the copper pad with the copper diffusion preventing film and the aluminum film interposed between them, wherein the semiconductor element is mounted on the wiring substrate via the metal wire. [0033]
  • The device can further comprise a metal film for improving adhesion between the copper diffusion preventing film and the aluminum film. [0034]
  • The copper diffusion preventing film can contain at least one of Ni, Cr, TiN, TaN, Ta, Nb, and WN. [0035]
  • When the device further comprises the metal film, this metal film can contain at least one of Ti, Ni, Cr, TiN, TaN, Ta, Nb, and WN. [0036]
  • The device can further comprise a passivation film covering the copper pad or a passivation film covering the copper pad and the copper diffusion preventing film. [0037]
  • A method of fabricating this semiconductor device comprises the steps of forming a copper diffusion preventing film for preventing diffusion of copper on the surface of the copper pad, forming an aluminum film on the copper diffusion preventing film, electrically connecting a metal wire to the copper pad with the copper diffusion preventing film and the aluminum film interposed between them, and mounting the semiconductor element on the wiring substrate via the metal wire. [0038]
  • The method can further comprise the step of forming a metal film for improving adhesion between the copper diffusion preventing film and the aluminum film.[0039]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A to [0040] 1F are longitudinal sectional views showing the structure of a semiconductor device according to the first embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 2A to [0041] 2E are longitudinal sectional views showing the structure of a modification of the semiconductor device according to the first embodiment and a method of fabricating the same in order of steps;
  • FIGS. 3A to [0042] 3D are longitudinal sectional views showing the structure of a semiconductor device according to the second embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 4A and 4B are longitudinal sectional views showing the structure of a semiconductor device according to the third embodiment of the present invention and a method of fabricating the same in order of steps; [0043]
  • FIGS. 5A to [0044] 5F are longitudinal sectional views showing the structure of a semiconductor device according to the fourth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 6A to [0045] 6C are longitudinal sectional views showing the structure of a semiconductor device according to the fifth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 7A to [0046] 7D are longitudinal sectional views showing the structure of a semiconductor device according to the sixth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 8A to [0047] 8E are longitudinal sectional views showing the structure of a semiconductor device according to the seventh embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 9A to [0048] 9E are longitudinal sectional views showing the structure of a semiconductor device according to the eighth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIGS. 10A to [0049] 10D are longitudinal sectional views showing the structure of a modification of the semiconductor device according to the eighth embodiment and a method of fabricating the same in order of steps;
  • FIG. 11 is a graph comparing the shear strength of a solder bump connected to a copper pad of the semiconductor devices according to the above embodiments with that of a semiconductor device relevant to the present invention; [0050]
  • FIG. 12 is a longitudinal sectional view showing a structure when the semiconductor device of any of the above embodiments is flip-chip-mounted; [0051]
  • FIG. 13 is a longitudinal sectional view showing a structure when the semiconductor device to which gold wires are connected according to any of the above embodiments is mounted on a wiring substrate and encapsulated with a resin; [0052]
  • FIG. 14 is a longitudinal sectional view showing a structure when TAB mounting is performed for a semiconductor chip having copper pads; [0053]
  • FIGS. 15A to [0054] 15E are longitudinal sectional views showing the structure of a semiconductor device according to the ninth embodiment of the present invention and a method of fabricating the same in order of steps;
  • FIG. 16 is a longitudinal sectional view showing one modification of the ninth embodiment; [0055]
  • FIG. 17 is a longitudinal sectional view showing another modification of the ninth embodiment; [0056]
  • FIGS. 18A to [0057] 18E are longitudinal sectional views showing the structure of a semiconductor device relevant to the present invention and a method of fabricating the same in order of steps; and
  • FIG. 19 is a longitudinal sectional view showing a structure when a gold wire is connected by bonding to a semiconductor chip having a copper pad.[0058]
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • One embodiment of the present invention will be described below with reference to the accompanying drawings. [0059]
  • The structure of a semiconductor device according to the first embodiment of the present invention and a method of fabricating the same will be described with reference to FIGS. 1A to [0060] 1F.
  • A semiconductor chip wafer (6 inches in diameter and 625 μm in thickness) on which a [0061] copper pad 1 is formed is prepared. The size of this copper pad 1 is 100 μm square. A plurality of such pads are two-dimensionally formed at a pitch of 350 μm on the entire surface of a semiconductor chip (10 mm×10 mm). The longitudinal sectional structure in this state is as shown in FIG. 1A. The copper pad 1 is formed on the surface of a silicon substrate 3. With the surface of this copper pad 1 exposed, the surface of the silicon substrate 3 is covered with a passivation film 2 having a thickness of, e.g., 1 μm.
  • As shown in FIG. 1B, a copper [0062] diffusion preventing film 4 is formed on the entire wafer surface by, e.g., sputtering or evaporation. This copper diffusion preventing film 4 is formed to have a thickness of, e.g., 1 μm by using Ni, Cr, TiN, TaN, Ta, Nb, or WN.
  • As shown in FIG. 1C, a 1,000-Å thick titanium film [0063] 5, a 3,000-Å thick nickel film 6, and a 500-Å thick palladium film 7 are formed in this order on the entire wafer surface by using, e.g., a sputtering system or an electron beam evaporation system, thereby forming a barrier metal.
  • As shown in FIG. 1D, this barrier metal is coated with a resist [0064] film 8 having a thickness of about 50 μm. A square hole of 100 μm side is formed in a portion of this resist film 8, which corresponds to a prospective projecting electrode portion on the copper pad 1. This hole is plated with 50-μm thick solder as a low-melting metal film 9 for forming a projecting electrode.
  • When eutectic Sn/Pb solder, for example, is used in this solder plating, the semiconductor wafer having a resist pattern is dipped into a solution containing 30 g/l of tin, 20 g/l of lead, 100 g/l of alkanesulfonic acid, and an additive consisting primarily of a surfactant. At a bath temperature of 20° C., plating is performed under moderate stirring at a current density of 1 A/dm[0065] 2 by using the barrier metal as a cathode and an Sn/Pb plate as an anode.
  • As shown in FIG. 1E, the resist [0066] film 8 is removed by using a solvent such as acetone or a release agent, and the Pd/Ni/Ti film as the barrier metal is etched.
  • That is, an aqua regia-based etchant is used to etch the [0067] palladium film 7 and the nickel film 6. An ethylenediaminetetraacetic acid-based etchant can be used to etch the titanium film 5.
  • Subsequently, the copper [0068] diffusion preventing film 4 is also patterned by etching.
  • Finally, the whole semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the low-melting [0069] metal film 9.
  • After that, electrical tests are conducted, the wafer is diced into semiconductor chips, and flip chip mounting is performed. That is, a semiconductor chip and a mounting substrate are temporarily fixed and passed through a nitrogen reflow furnace to melt the low-melting [0070] metal film 9 forming the bump. Consequently, the semiconductor chip is mounted as it is electrically connected to the mounting substrate, thereby obtaining a semiconductor device.
  • A connection pad on the wiring substrate is one of Cu, Ni, Au, and Pd or a stacked film or mixed film of these metals. Alternatively, one of low-melting metals such as Sn, pb, Ag, Bi, Zn, In, Sb, Cu, Bi and Ge or a mixed film of these metals is formed on a metal film. [0071]
  • A semiconductor device can also be formed by filling and later curing a silicone resin between the semiconductor chip, which is mounted on the mounting substrate, and the mounting substrate. An epoxy resin or an acrylic resin can also be used as the resin. [0072]
  • After the semiconductor device was fabricated in accordance with the abovementioned stesp, a temperature cycle test was conducted to examine its reliability. [0073]
  • A square chip of 10 mm side on which 900 bumps were formed was used as a semiconductor ship, and this chip was mounted on a resin substrate to form a sample. In the temperature cycle test, the temperature was maintained in −65° C. for 30 min, 25° C. for 5 min, and 150° C. for 30 min in one cycle. [0074]
  • Even after 3,000 such cycles, no breaking was found in portions where solder bumps were connected to the [0075] copper pads 1.
  • Also, as shown in FIG. 11, the shear strength of the metal bump had no problem against a force of 50 gf even after the sample was left to stand at a high temperature of 150° C. for 1,000 hr. That is, neither bump removal nor strength degradation occurred, and no short circuit between bumps took place. [0076]
  • Furthermore, the bump shear strength did not lower even after the semiconductor wafer was left to stand at 150° C. for 5,000 hr. [0077]
  • In this sample, Sn/Pb solder was used as the solder bump. However, it was also possible to use a solder bump formed by any of metals such as Sn, Pb, Ag, Bi, Zn, In, Sb, Cu, Bi, and Ge or by a mixed film of these metals. [0078]
  • In the above embodiment, a titanium/nickel/palladium film is used as a barrier metal. However, it is also possible to use any of a titanium/nickel stacked film, titanium/nickel/gold stacked film, chromium/nickel stacked film, chromium/gold stacked film, chromium/nickel/gold stacked film, chromium/nickel/palladium stacked film, titanium/copper stacked film, titanium/copper/gold stacked film, chromium/copper stacked film, and chromium/copper/gold stacked film. [0079]
  • In this embodiment as described above, a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this prevents diffusion of tin in a solder bump and copper. Therefore, no intermetallic compound of copper and tin is formed, so no interface removal occurs. Consequently, a highly reliable connection is obtained. Also, the fabrication process can be simplified compared to a method of forming a thick barrier metal by electroplating. [0080]
  • In this embodiment, the titanium film [0081] 5, the nickel film 6, the palladium film 7 are formed on the copper diffusion preventing film 4, and the low-melting metal film 9 is formed on top of these films. However, as shown in FIGS. 2A to 2E, a low-melting metal film 9 can also be formed directly on a copper diffusion preventing film 4.
  • The structure of a semiconductor device according to the second embodiment of the present invention and a method of fabricating the same will be described below. [0082]
  • As shown in FIG. 3A, similar to the steps shown in FIGS. 1A and 1B in the first embodiment described above, a [0083] copper pad 11, a passivation film 12, and a copper diffusion preventing film 14 are formed on a silicon substrate 13. In addition, a resist film 20 is formed on the entire surface of the silicon substrate 13.
  • As shown in FIG. 3B, the resist [0084] film 20 developed such that its portion corresponding to a hole in the passivation film 12 on the copper pad 11, and a resist film 20 portion larger than this hole remains. The size of this residual resist film 20 is, e.g., 70 μm square.
  • As shown in FIG. 3C, the resist [0085] film 20 is used as a mask to etch the copper diffusion preventing film 14, thereby patterning the film 14 such that it remains in a portion corresponding to the hole. After that, as in the above first embodiment, a titanium film 15, a nickel film 16, a palladium film 17, and a low-melting metal film 19 are formed as shown in FIG. 3D.
  • In this embodiment, the copper [0086] diffusion preventing film 14 formed on the copper pad 11 is so patterned as to correspond to the hole before the barrier metal layer is formed. Therefore, only the barrier metal needs to be etched, so the fabrication process is simple.
  • Finally, as in the first embodiment, the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the low-melting [0087] metal film 19. After that, electrical tests are conducted, dicing is performed to divide the wafer into chips, and flip chip mounting is performed.
  • In this embodiment, effects similar to the aforementioned first embodiment can be obtained. In the first embodiment, the low-melting metal film and the barrier metal are simultaneously etched. Therefore, damage to the low-melting metal film may increase depending on the type of etchant. In this second embodiment, however, the copper diffusion preventing film is patterned before the barrier metal is formed on the entire surface. This can reduce etching damage to the low-melting metal film. [0088]
  • The structure of a semiconductor device according to the third embodiment of the present invention and a method of fabricating the same will be described below with reference to FIGS. 4A and 4B. [0089]
  • As in the first and second embodiments described above, a semiconductor wafer (6 inches in diameter and 625 μm in thickness) having a [0090] copper pad 31 is prepared.
  • As shown in FIG. 4A, a copper diffusion preventing film [0091] 34 is formed on the copper pad 31 by electroless plating. As this copper diffusion preventing film 34, Ni, Cr, TiN, TaN, Ta, Nb, or WN is used. Electroless plating can selectively form the copper diffusion preventing film 34 only on the copper pad 31. When the copper diffusion preventing film 34 is to be formed by selecting Ni, Ni-B or Ni-P can also be used. The subsequent steps are similar to the abovementioned first and second embodiments. Consequently, as shown in FIG. 4B, a titanium film 35, a nickel film 36, a palladium film 37, and a low-melting metal film 39 are formed.
  • In this third embodiment, the copper diffusion preventing film [0092] 34 is selectively formed on the copper pad 31 by electroless plating. Hence, the copper diffusion preventing film formed on the copper pad need not be etched by patterning unlike in the first and second embodiments. This simplifies the fabrication process.
  • Finally, the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the solder metal. After that, electrical tests are conducted, the wafer is diced into semiconductor chips, and flip chip mounting is performed. [0093]
  • In this embodiment, the low-melting metal film is formed on the copper pad by electroless plating. This allows easy formation of the metal film. Electroless plating can smoothen roughness on the surface of the copper pad to thereby improve the adhesion to the barrier metal, and can also improve the barrier characteristics. [0094]
  • The structure of a semiconductor device according to the fourth embodiment of the present invention and a method of fabricating the same will be described below. [0095]
  • As shown in FIG. 5A, a semiconductor wafer (6 inches in diameter and 625 μm in thickness) having a [0096] copper pad 41 is prepared. In this stage, no passivation film is formed. The size of the copper pad 41 is 100 μm square. A plurality of such copper pads are two-dimensionally formed at a pitch of 350 μm on the entire surface of a semiconductor chip (10 mm×10 mm).
  • As shown in FIG. 5B, a copper [0097] diffusion preventing film 44 is formed on the entire surface of the semiconductor wafer. As this copper diffusion preventing film 44, Ni, Cr, TiN, TaN, Ta, Nb, or WN is used.
  • As shown in FIG. 5C, a resist film is formed on the whole semiconductor wafer surface, and exposure and development are performed such that the resist [0098] film 40 remains on the copper pad 41 as shown in FIG. 5D.
  • In FIG. 5D, the copper [0099] diffusion preventing film 44 is patterned by etching so as to remain only on the copper pad 41.
  • As shown in FIG. 5E, a [0100] passivation film 42 is formed. As this passivation film 42, an inorganic film such as SiN or SiO2, an organic film such as polyimide, BCB, or epoxy resin, or a composite film of these films is used.
  • The above steps are similar to the first embodiment. In this embodiment, the copper [0101] diffusion preventing film 44 is formed first on the copper pad 41, so only a barrier metal needs to be etched.
  • Finally, the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow a low-melting [0102] metal film 49 as shown in FIG. 5F.
  • After that, electrical tests are conducted, the wafer is diced into semiconductor chips, and flip chip mounting is performed. [0103]
  • The structure of a semiconductor device according to the fifth embodiment of the present invention and a method of fabricating the same will be described below with reference to FIGS. 6A to [0104] 6C.
  • As shown in FIG. 6A, a semiconductor wafer (6 inches in diameter and 625 μm in thickness) having a [0105] copper pad 51 is prepared. In this stage, no passivation film is formed. The size of the copper pad 51 is 100 μm square. A plurality of such copper pads are two-dimensionally formed at a pitch of 350 μm on the entire surface of a semiconductor chip (10 mm×10 mm).
  • As shown in FIG. 6B, the [0106] copper pad 51 and a copper wiring portion are electroless-plated to selectively form a copper diffusion preventing film 54. As this copper diffusion preventing film 54, Ni, Cr, TiN, TaN, Ta, Nb, or WN is used. Instead of Ni, Ni-B or Ni-P can also be used. As in the fourth embodiment described above, the copper diffusion preventing film 54 is selectively formed on the copper pad 51. Hence, the subsequent steps are identical with FIGS. 5E and 5F in the fourth embodiment.
  • Finally, the semiconductor wafer is coated with a flux and heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow a low-melting [0107] metal film 59, as shown in FIG. 6C.
  • After that, electrical tests are conducted, dicing is performed to divide the wafer into chips, and flip chip mounting is performed. [0108]
  • In this embodiment, the low-melting metal film is formed using electroless plating, so the fabrication process can be simplified. Also, the use of this electroless plating can smoothen roughness on the surface of the copper pad to thereby improve the adhesion to the barrier metal, and can also improve the barrier characteristics. [0109]
  • The sixth embodiment of the present invention will be described below with reference to FIGS. 7A to [0110] 7D.
  • In the first to fifth embodiments described above, printing is used to form solder bumps. In this embodiment, however, solder paste is buried in a hole by using a squeegee. [0111]
  • As shown in FIG. 7A, as in the first embodiment described previously, a copper diffusion preventing film [0112] 64 is formed on a copper pad 61. After that, a titanium film 65, a nickel film 66, and a palladium film 67 are formed as a barrier metal, and a resist film 68 is also formed. This resist film 68 has a square pattern of, e.g., 100 μm side.
  • The resist [0113] film 68 is used as a mask to pattern the titanium film 65, the nickel film 66, and the palladium film 67 by etching. The copper diffusion preventing film 64 is also patterned.
  • As shown in FIG. 7C, a 60-μm [0114] thick printing mask 601 which is, e.g., 160 μm square is aligned on the semiconductor wafer. This printing mask 601 has a printing mask hole as shown. Solder paste is buried as low-melting metal paste 603 in the printing mask hole by moving a squeegee 602 in the direction of an arrow.
  • As shown in FIG. 7D, the [0115] printing mask 601 is pulled up toward the upper portion of the drawing, or the semiconductor wafer is pulled down toward the lower portion, to leave the solder paste behind in the barrier metal portion.
  • After that, the semiconductor wafer is heated in a nitrogen atmosphere at 220° C. for 30 sec to reflow the solder paste, and a flux is washed away. After that, electrical tests are conducted, the wafer is diced into chips, and flip chip mounting is performed. [0116]
  • In this embodiment, an Sn-Pb solder bump is used as low-melting metal paste. However, high reliability can also be obtained by using a metal mixture of, e.g., Sn, Pb, Ag, Bi, Zn, In, Sb, Cu, Bi, and Ge. Note that although a solder bump can be formed by printing or by burying it in a mask hole by using a squeegee, it can also be formed by placing a solder ball or coating the barrier metal with molten solder. [0117]
  • In the sixth embodiment as described above, a low-melting metal film is formed by printing. This can make the fabrication process simpler than when the film is formed by plating. [0118]
  • The structure of a semiconductor device according to the seventh embodiment of the present invention and a method of fabricating the same will be described below with reference to FIGS. 8A to [0119] 8E. This embodiment uses a mounting method which bonds a metal wire.
  • As shown in FIG. 8A, a semiconductor wafer (6 inches in diameter and 625 μm in thickness) having a [0120] copper pad 71 is used.
  • The size of this [0121] copper pad 71 is 100 μm square. A plurality of such copper pads are arranged at a pitch of 200 μm in a peripheral region of each semiconductor chip (10 mm×10 mm) on the wafer.
  • As shown in FIG. 8B, a copper diffusion preventing film [0122] 74 is formed on the upper surface of the copper pad 71 by sputtering or evaporation. As this copper diffusion preventing film 74, Ni, Cr, TiN, TaN, Ta, Nb, or WN is used.
  • As shown in FIG. 8C, a [0123] gold film 75 is formed on the entire semiconductor wafer surface by using a sputtering system or electron beam evaporation. A palladium film can also be formed instead of the gold film. Subsequently, the gold film 75 is coated with a resist (not shown), and this resist is exposed and developed to form a resist film 100 Am square.
  • This resist film is used as a mask to etch the [0124] gold film 75 and the copper diffusion preventing film 74. When the resist film is removed by a release agent, a shape shown in FIG. 8D is obtained. After that, electrical tests are conducted, and the wafer is diced into chips. Each chip is placed on a mounting substrate and, as shown in FIG. 8E, mounted as it is electrically connected to the mounting substrate by bonding a gold-containing metal wire 76 onto the gold film 75.
  • A semiconductor device was fabricated in accordance with the above steps and subjected to a temperature cycle test to examine its reliability. In this temperature cycle test, one cycle was −65° C. (30 min)→25° C. (5 min)→150° C. (30 min). Even after 3,000 such cycles, the tensile strength of the bonding wire did not lower, and no breaking was found. Also, no lowering of the ball shear strength in the wire connected portion was found. [0125]
  • In the seventh embodiment as described above, a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this suppresses diffusion of copper between a metal wire and the copper. Accordingly, the connection strength between the metal wire and the copper pad and the reliability improve. [0126]
  • The structure of a semiconductor device according to the eighth embodiment of the present invention and a method of fabricating the same will be described below. As shown in FIG. 9A, a semiconductor wafer (6 inches in diameter and 625 μm thick) having a [0127] copper pad 81 is used. The size of this copper pad 81 is 50 μm square. A plurality of such copper pads are formed at a pitch of 60 μm on the periphery of each semiconductor chip (10 mm×10 mm) on the semiconductor wafer.
  • As shown in FIG. 9B, a copper [0128] diffusion preventing film 84 is formed on the upper surface of the copper pad 81 by sputtering or evaporation. As this copper diffusion preventing film, Ni, Cr, TiN, TaN, Ta, Nb, or WN is used.
  • As shown in FIG. 9C, a titanium film [0129] 85, a nickel film 86, and a palladium film 87 are formed on the entire semiconductor wafer surface by using, e.g., a sputtering system or electron beam evaporation.
  • Instead of forming the titanium/nickel/palladium film as a barrier metal, it is also possible to use any of a titanium/nickel/gold stacked film, titanium/tungsten/gold stacked film, and titanium/tungsten/palladium stacked film as another stacked film. [0130]
  • As shown in FIG. 9D, the [0131] palladium film 87 is coated with a 20-μm thick resist, and this resist is exposed and developed to form a hole 50 μm square, thereby obtaining a resist film 88. This hole is plated with a 16-μm thick gold film 89.
  • As shown in FIG. 9E, the resist [0132] film 88 is removed by using a solvent such as acetone or a release agent, and the palladium film 87, nickel film 86, and titanium film 85 forming the barrier metal are etched. The etching of the palladium film 87 and the nickel film 86 is done by using an aqua regia-based etchant.
  • The titanium film [0133] 85 can be etched using an ethylenediaminetetraacetic acid-based etchant. Furthermore, the copper diffusion preventing film 84 is etched. After that, electrical tests are conducted, the wafer is diced into chips, and each chip is mounted on a tape substrate by TAB by using gold bumps.
  • A semiconductor device was fabricated in accordance with the above steps and subjected to a temperature cycle test to examine its reliability. In this temperature cycle test, one cycle was −65° C. (30 min)→25° C. (5 min)→150° C. (30 min). Even after 3,000 such cycles, the connection strength of the gold bump did not lower, and no breaking was found. [0134]
  • In the eighth embodiment described above, a copper diffusion preventing film formed on a copper pad suppresses diffusion of copper, and this suppresses diffusion of the copper to a gold bump. Accordingly, no interface removal occurs, so a highly reliable connection is obtained. [0135]
  • In the above eighth embodiment, the [0136] gold bump 89 is formed after the titanium film 85, the nickel film 86, and the palladium film 87 are formed on the copper diffusion preventing film 84.
  • As shown in FIGS. 10A to [0137] 10D, however, a gold bump 89 can also be formed directly on a copper diffusion preventing film 84 without forming the titanium film 85, the nickel film 86, and the palladium film 87.
  • The ninth embodiment of the present invention will be described below with reference to FIGS. 15A to [0138] 15E.
  • As shown in FIG. 15A, a silicon substrate [0139] 603 (a semiconductor chip wafer (6 inches in diameter and 625 μm in thickness) having a copper pad 601 is prepared. The size of this copper pad 601 is, e.g., 100 μm square. A plurality of such copper pads are formed at a pitch of 200 μm on the periphery of a semiconductor chip (10 mm×10 mm). Also, with the surface of this copper pad 601 exposed, the surface of the silicon substrate 603 is covered with a passivation film 602 having a thickness of, e.g., 1 μm.
  • As shown in FIG. 15B, a copper diffusion preventing film [0140] 604 is formed on the entire surface of the silicon substrate 603 by, e.g., sputtering or evaporation. This copper diffusion preventing film 604 is formed to have a thickness of, e.g., 1 μm by using Ni, Cr, TiN, TaN, Ta, Nb, or WN.
  • As shown in FIG. 15C, an aluminum (Al) [0141] film 605 is formed on the entire surface of the silicon substrate 603 by using, e.g., a sputtering system or an electron beam evaporation system.
  • The whole surface is coated with a resist, and this resist is exposed and developed to form a resist [0142] film 100 μm square in a portion corresponding to the copper pad 601. This resist film is used as a mask to etch the copper diffusion preventing film 604 and the aluminum film 605 as shown in FIG. 15D, and the resist film is removed to obtain a semiconductor device.
  • After that, electrical tests are conducted, and the wafer is diced into a plurality of chips. As shown in FIG. 15E, a metal wire [0143] 606 is bonded on the aluminum film 605 and then bonded to an electrode on a wiring substrate (not shown), thereby mounting each chip.
  • A semiconductor device obtained by the above steps was subjected to a temperature cycle test to examine its reliability. In this temperature cycle test, one cycle was −65° C. (30 min)→25° C. (5 min)→150° C. (30 min). [0144]
  • Even after 3,000 such cycles, the tensile strength of wire bonding did not lower, and no breaking was found. Also, the shear strength of a [0145] ball 607 for connecting the metal wire 606 and the aluminum film 605 did not lower.
  • In this embodiment, the metal wire [0146] 606 is connected directly to the aluminum film 605. However, as shown in FIG. 16, an adhesion layer 705 can also be formed between an aluminum film 706 and a copper diffusion preventing film 704. As this adhesion layer, it is possible to use Ti, Ni, Cr, TiN, TaN, Ta, Nb, or WN, or a stacked film of these metals. In this modification, a copper pad 701, a passivation film 702, the copper diffusion preventing film 704, the aluminum film 706, and a metal wire 707 are formed in the same manner as in the ninth embodiment, so a detailed description thereof will be omitted.
  • Also, as shown in FIG. 17, a passivation film [0147] 802 can be formed to cover not only a copper pad 801 but a copper diffusion preventing film 804.
  • Methods of mounting a semiconductor chip on a wiring substrate by using any of the above embodiments will be described below with reference to the accompanying drawings. [0148]
  • First, in a method called flip chip mounting, as shown in FIG. 12, a [0149] semiconductor chip 204 is vertically inverted and placed on a wiring substrate 201. Bumps 203 made of, e.g., solder or gold are formed on copper pads of this semiconductor chip 204. The semiconductor chip 204 having this structure is placed on the wiring substrate 201 via the bumps 203, and an encapsulating resin 202 is formed between the semiconductor chip 204 and the wiring substrate 201. Solder balls 205 arranged in the form of an array are formed on the opposite surface of the wiring substrate 201 and connected to a printed circuit board (not shown).
  • In a mounting method using wire bonding, a [0150] metal wire 76 is connected by bonding as shown in FIG. 8E. After that, as shown in FIG. 13, a semiconductor chip 402 is placed on a wiring substrate 401 and encapsulated with a molding resin 405. Solder balls 404 are formed in the form of an array on the surface away from the mounting surface of the wiring substrate 401.
  • In a TAB mounting method, as shown in FIG. 14, gold bumps [0151] 503 are formed on pads of a semiconductor chip 502. This semiconductor chip 502 is placed on a metal cap 506. With a resin substrate 501 interposed between them, lines are formed and a polyimide tape 507 having solder balls 505 is connected.
  • The aforementioned embodiments are merely examples and hence do not restrict the present invention. For example, although a barrier metal is formed by titanium/nickel/palladium films, this barrier metal can also be formed using another material. Also, in each of the above embodiments, a copper diffusion preventing film is formed on a copper pad connected to a copper line, and a barrier metal is formed on this copper diffusion preventing film. However, similar effects can be obtained when a copper diffusion preventing film is formed on a silver pad connected to a silver line and a barrier metal is formed on this copper diffusion preventing film. [0152]

Claims (8)

1.-11. (Canceled).
12. A method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of:
forming a copper diffusion preventing film for preventing diffusion of copper on the surface of said copper pad;
forming a metal bump to be electrically connected to said copper pad with said copper diffusion preventing film interposed therebetween; and
mounting said semiconductor element on said wiring substrate via said metal bump.
13. A semiconductor device fabrication method of mounting a semiconductor element having a copper pad on a wiring substrate by flip chip mounting by using a solder bump, comprising the steps of:
forming a copper diffusion preventing film for preventing diffusion of copper on the surface of said copper pad;
forming a metal stacked film for suppressing diffusion of tin contained in a solder bump on said copper diffusion preventing film;
forming said solder bump on said metal stacked film; and
mounting said semiconductor element on said wiring substrate via said solder bump.
14. A method according to claim 13, wherein said metal stacked film is one of a stacked film of Ti and Ni, a stacked film of Ti, Ni, and Pd, a stacked film of Ti, Ni, and Au, a stacked film of Cr and Ni, a stacked film of Cr and Au, a stacked film of Cr, Ni, and Au, a stacked film of Cr, Ni, and Pd, a stacked film of Ti and Cu, a stacked film of Ti, Cu, and Au, a stacked film of Cr and Cu, and a stacked film of Cr, Cu, and Au.
15. A method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of:
forming a copper diffusion preventing film for preventing diffusion of copper on the surface of said copper pad;
forming a metal film for improving adhesion to a metal wire on said copper diffusion preventing film;
electrically connecting said metal wire to said copper pad with said copper diffusion preventing film and said metal film interposed therebetween; and
mounting said semiconductor element on said wiring substrate via said metal wire.
16. A method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of:
forming a copper diffusion preventing film for preventing diffusion of copper on the surface of said copper pad;
forming a metal stacked film for preventing diffusion of gold on said copper diffusion preventing film;
forming a gold bump to be electrically connected to said copper pad with said copper diffusion preventing film and said metal stacked film interposed therebetween; and mounting said semiconductor element on said wiring substrate via said gold bump.
17. A method of fabricating a semiconductor device in which a semiconductor element having a copper pad is mounted on a wiring substrate, comprising the steps of:
forming a copper diffusion preventing film for preventing diffusion of copper on the surface of said copper pad;
forming an aluminum film on said copper diffusion preventing film;
electrically connecting a metal wire to said copper pad with said copper diffusion preventing film and said aluminum film interposed therebetween; and
mounting said semiconductor element on said wiring substrate via said metal wire.
18. A method according to claim 17, further comprising the step of forming a metal film for improving adhesion between said copper diffusion preventing film and said aluminum film.
US10/878,379 1999-09-22 2004-06-29 Semiconductor device and method of fabricating the same Abandoned US20040238955A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/878,379 US20040238955A1 (en) 1999-09-22 2004-06-29 Semiconductor device and method of fabricating the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP1999-269272 1999-09-22
JP26927299A JP3859403B2 (en) 1999-09-22 1999-09-22 Semiconductor device and manufacturing method thereof
US09/672,783 US6798050B1 (en) 1999-09-22 2000-09-18 Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same
US10/878,379 US20040238955A1 (en) 1999-09-22 2004-06-29 Semiconductor device and method of fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/672,783 Division US6798050B1 (en) 1999-09-22 2000-09-18 Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same

Publications (1)

Publication Number Publication Date
US20040238955A1 true US20040238955A1 (en) 2004-12-02

Family

ID=17470052

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/672,783 Expired - Lifetime US6798050B1 (en) 1999-09-22 2000-09-18 Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same
US10/878,379 Abandoned US20040238955A1 (en) 1999-09-22 2004-06-29 Semiconductor device and method of fabricating the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/672,783 Expired - Lifetime US6798050B1 (en) 1999-09-22 2000-09-18 Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same

Country Status (4)

Country Link
US (2) US6798050B1 (en)
JP (1) JP3859403B2 (en)
KR (1) KR100454381B1 (en)
TW (1) TW468245B (en)

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030173108A1 (en) * 2002-01-18 2003-09-18 Seiko Epson Corporation Semiconductor device and method of manufacturing the same, circuit board and electronic equipment
US20030193094A1 (en) * 2002-04-12 2003-10-16 Nec Electronics Corporation Semiconductor device and method for fabricating the same
US20040262759A1 (en) * 2003-06-30 2004-12-30 Advanced Semiconductor Engineering, Inc. Under bump metallization structure of a semiconductor wafer
US20040262755A1 (en) * 2003-06-30 2004-12-30 Advanced Semiconductor Engineering, Inc. Under bump metallization structure of a semiconductor wafer
US20050205993A1 (en) * 2004-03-19 2005-09-22 Tadashi Yamaguchi Semiconductor device
US20050266670A1 (en) * 2004-05-05 2005-12-01 Mou-Shiung Lin Chip bonding process
US20060130025A1 (en) * 2004-11-23 2006-06-15 National Instruments Corporation Aggregate handling of operator overloading
US20060226545A1 (en) * 2005-04-06 2006-10-12 Sharp Kabushiki Kaisha Semiconductor device
US20070035022A1 (en) * 2005-08-09 2007-02-15 Seiko Epson Corporation Semiconductor device and method of manufacturing the same
US20070045848A1 (en) * 2005-08-31 2007-03-01 Advanced Semiconductor Engineering, Inc. Wafer structure
US20070200255A1 (en) * 2005-04-08 2007-08-30 Hembree David R System for fabricating semiconductor components with through wire interconnects
US20080054459A1 (en) * 2001-03-05 2008-03-06 Megica Corporation Low fabrication cost, fine pitch and high reliability solder bump
US20080308938A1 (en) * 2007-06-13 2008-12-18 Advanced Semiconductor Engineering, Inc. Under bump metallurgy structure and wafer structure using the same and method of manufacturing wafer structure
US20090160055A1 (en) * 2007-12-19 2009-06-25 Lavoie Adrien R IC solder reflow method and materials
US7727872B2 (en) * 2005-05-19 2010-06-01 Micron Technology, Inc. Methods for fabricating semiconductor components with conductive interconnects
US7786605B2 (en) 2005-12-07 2010-08-31 Micron Technology, Inc. Stacked semiconductor components with through wire interconnects (TWI)
US8120167B2 (en) 2006-04-24 2012-02-21 Micron Technology, Inc. System with semiconductor components having encapsulated through wire interconnects (TWI)
US20120056320A1 (en) * 2010-09-03 2012-03-08 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method of semiconductor device
US20120146212A1 (en) * 2010-12-08 2012-06-14 International Business Machines Corporation Solder bump connections
CN102751253A (en) * 2011-04-19 2012-10-24 英飞凌科技股份有限公司 Semiconductor Device and Bonding Wire
CN104008983A (en) * 2014-05-04 2014-08-27 清华大学 Metal protruding point manufacturing method
US9099304B2 (en) 2013-07-29 2015-08-04 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
US9984987B2 (en) 2016-08-05 2018-05-29 Nanya Technology Corporation Semiconductor structure and manufacturing method thereof
US10181441B2 (en) * 2016-11-18 2019-01-15 Taiwan Semiconductor Manufacturing Company Ltd. Through via structure and manufacturing method thereof
US11183472B2 (en) * 2017-11-28 2021-11-23 Sony Semiconductor Solutions Corporation Semiconductor device and manufacturing method of semiconductor device for improving solder connection strength

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6965165B2 (en) * 1998-12-21 2005-11-15 Mou-Shiung Lin Top layers of metal for high performance IC's
US7405149B1 (en) 1998-12-21 2008-07-29 Megica Corporation Post passivation method for semiconductor chip or wafer
US8021976B2 (en) 2002-10-15 2011-09-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
US7381642B2 (en) * 2004-09-23 2008-06-03 Megica Corporation Top layers of metal for integrated circuits
US6495442B1 (en) 2000-10-18 2002-12-17 Magic Corporation Post passivation interconnection schemes on top of the IC chips
US6936531B2 (en) * 1998-12-21 2005-08-30 Megic Corporation Process of fabricating a chip structure
JP2001308095A (en) * 2000-04-19 2001-11-02 Toyo Kohan Co Ltd Semiconductor device and method of manufacture
JP2003045875A (en) * 2001-07-30 2003-02-14 Nec Kagobutsu Device Kk Semiconductor device and its fabricating method
US6683383B2 (en) * 2001-10-18 2004-01-27 Intel Corporation Wirebond structure and method to connect to a microelectronic die
US7932603B2 (en) * 2001-12-13 2011-04-26 Megica Corporation Chip structure and process for forming the same
JP3761461B2 (en) * 2001-12-13 2006-03-29 Ｎｅｃエレクトロニクス株式会社 Manufacturing method of semiconductor device
US6715663B2 (en) * 2002-01-16 2004-04-06 Intel Corporation Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method
JP3819806B2 (en) * 2002-05-17 2006-09-13 富士通株式会社 Electronic component with bump electrode and manufacturing method thereof
KR100476301B1 (en) * 2002-07-27 2005-03-15 한국과학기술원 Fabrication Method of multilayer UBM by Electroplating for Flip chip Interconnections
KR100539235B1 (en) * 2003-06-12 2005-12-27 삼성전자주식회사 Method of mnufacturing package with bonding between gold plated lead and gold bump
US20050001316A1 (en) * 2003-07-01 2005-01-06 Motorola, Inc. Corrosion-resistant bond pad and integrated device
JP2005044979A (en) * 2003-07-28 2005-02-17 Nippon Steel Corp Wafer storage method and bump formation method
US7276801B2 (en) * 2003-09-22 2007-10-02 Intel Corporation Designs and methods for conductive bumps
US20050167837A1 (en) * 2004-01-21 2005-08-04 International Business Machines Corporation Device with area array pads for test probing
US7910471B2 (en) * 2004-02-02 2011-03-22 Texas Instruments Incorporated Bumpless wafer scale device and board assembly
JP3981089B2 (en) 2004-02-18 2007-09-26 株式会社東芝 Semiconductor device and manufacturing method thereof
JP4327656B2 (en) 2004-05-20 2009-09-09 Ｎｅｃエレクトロニクス株式会社 Semiconductor device
JP4327657B2 (en) 2004-05-20 2009-09-09 Ｎｅｃエレクトロニクス株式会社 Semiconductor device
TWI283443B (en) 2004-07-16 2007-07-01 Megica Corp Post-passivation process and process of forming a polymer layer on the chip
US20060076677A1 (en) * 2004-10-12 2006-04-13 International Business Machines Corporation Resist sidewall spacer for C4 BLM undercut control
JP4817418B2 (en) * 2005-01-31 2011-11-16 オンセミコンダクター・トレーディング・リミテッド Circuit device manufacturing method
CN100428414C (en) * 2005-04-15 2008-10-22 中芯国际集成电路制造(上海)有限公司 Method for forming low-stress multi-layer metallized structure and leadless solder end electrode
TWI269420B (en) 2005-05-03 2006-12-21 Megica Corp Stacked chip package and process thereof
JP2007035909A (en) * 2005-07-27 2007-02-08 Seiko Epson Corp Electronic device and manufacturing method thereof
US8148822B2 (en) 2005-07-29 2012-04-03 Megica Corporation Bonding pad on IC substrate and method for making the same
US8399989B2 (en) 2005-07-29 2013-03-19 Megica Corporation Metal pad or metal bump over pad exposed by passivation layer
EP1947439B1 (en) * 2005-11-01 2012-02-08 Hitachi, Ltd. Semiconductor pressure sensor
US7947978B2 (en) * 2005-12-05 2011-05-24 Megica Corporation Semiconductor chip with bond area
KR100722645B1 (en) 2006-01-23 2007-05-28 삼성전기주식회사 Method for manufacturing printed circuit board for semi-conductor package and printed circuit board manufactured therefrom
US8344524B2 (en) * 2006-03-07 2013-01-01 Megica Corporation Wire bonding method for preventing polymer cracking
US8420520B2 (en) * 2006-05-18 2013-04-16 Megica Corporation Non-cyanide gold electroplating for fine-line gold traces and gold pads
US8421227B2 (en) * 2006-06-28 2013-04-16 Megica Corporation Semiconductor chip structure
JP2006332694A (en) * 2006-07-24 2006-12-07 Megic Corp Method for forming metal bumps on semiconductor surface
US7960825B2 (en) * 2006-09-06 2011-06-14 Megica Corporation Chip package and method for fabricating the same
DE102006044691B4 (en) * 2006-09-22 2012-06-21 Infineon Technologies Ag Method for producing a terminal conductive structure of a component
US20080136019A1 (en) * 2006-12-11 2008-06-12 Johnson Michael E Solder Bump/Under Bump Metallurgy Structure for High Temperature Applications
US8193636B2 (en) 2007-03-13 2012-06-05 Megica Corporation Chip assembly with interconnection by metal bump
TWI368286B (en) 2007-08-27 2012-07-11 Megica Corp Chip assembly
KR100922233B1 (en) * 2007-10-30 2009-10-20 한국생산기술연구원 Copper pad structure of semiconductor IC chip comprising Elcetroless Nickel-Palladium alloy deposition
US7868453B2 (en) * 2008-02-15 2011-01-11 International Business Machines Corporation Solder interconnect pads with current spreading layers
CN101930804A (en) * 2008-12-01 2010-12-29 日立电线株式会社 Surface-treated metal material and manufacturing method of the same
JP5820437B2 (en) * 2008-12-03 2015-11-24 ルネサスエレクトロニクス株式会社 Semiconductor device
JP5331610B2 (en) 2008-12-03 2013-10-30 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit device
US20110186989A1 (en) 2010-02-04 2011-08-04 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Device and Bump Formation Process
US8227333B2 (en) 2010-11-17 2012-07-24 International Business Machines Corporation Ni plating of a BLM edge for Pb-free C4 undercut control
US8686537B2 (en) 2011-03-03 2014-04-01 Skyworks Solutions, Inc. Apparatus and methods for reducing impact of high RF loss plating
US8889995B2 (en) * 2011-03-03 2014-11-18 Skyworks Solutions, Inc. Wire bond pad system and method
JP2014527722A (en) * 2011-08-19 2014-10-16 アイエムアイ ユーエスエー, インコーポレイテッドImi Usa, Inc. Flip chip mounted imaging chip
US9679869B2 (en) 2011-09-02 2017-06-13 Skyworks Solutions, Inc. Transmission line for high performance radio frequency applications
WO2013057920A1 (en) * 2011-10-21 2013-04-25 パナソニック株式会社 Non-volatile storage element and method for manufacturing same
KR101921686B1 (en) 2012-06-14 2018-11-26 스카이워크스 솔루션즈, 인코포레이티드 Power amplifier modules including wire bond pad and related systems, devices, and methods
JP2015018958A (en) * 2013-07-11 2015-01-29 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ Mounting structure and method for manufacturing the same
US9806046B2 (en) * 2014-03-13 2017-10-31 Taiwan Semiconductor Manufacturing Co., Ltd Semiconductor device structure and manufacturing method
US9192048B1 (en) 2014-06-20 2015-11-17 Avago Technologies General Ip (Singapore) Pte. Ltd. Bonding pad for printed circuit board and semiconductor chip package using same
JP2017152536A (en) * 2016-02-24 2017-08-31 イビデン株式会社 Printed wiring board and manufacturing method thereof
CN110010511B (en) * 2018-10-10 2023-11-17 浙江集迈科微电子有限公司 Test mode of radio frequency chip system-in-package module
KR102624169B1 (en) 2019-06-24 2024-01-12 삼성전자주식회사 Semiconductor device and semiconductor package including the same

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3826886A (en) * 1971-04-15 1974-07-30 Fujitsu Ltd Contact material
US5021866A (en) * 1987-09-28 1991-06-04 Kabushiki Kaisha Toshiba Semiconductor integrated circuit apparatus
US5631499A (en) * 1994-04-28 1997-05-20 Kabushiki Kaisha Toshiba Semiconductor device comprising fine bump electrode having small side etch portion and stable characteristics
US5767010A (en) * 1995-03-20 1998-06-16 Mcnc Solder bump fabrication methods and structure including a titanium barrier layer
US6187680B1 (en) * 1998-10-07 2001-02-13 International Business Machines Corporation Method/structure for creating aluminum wirebound pad on copper BEOL
US6268114B1 (en) * 1998-09-18 2001-07-31 Taiwan Semiconductor Manufacturing Company, Ltd Method for forming fine-pitched solder bumps
US6316281B1 (en) * 1998-09-12 2001-11-13 Electronics And Telecommunications Research Institute Method for fabricating a hybrid optical integrated circuit employing SOI optical waveguide
US20020000665A1 (en) * 1999-04-05 2002-01-03 Alexander L. Barr Semiconductor device conductive bump and interconnect barrier

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100237619B1 (en) 1991-12-17 2000-01-15 김영환 Tape automatic bonding method and its structure
US5427983A (en) 1992-12-29 1995-06-27 International Business Machines Corporation Process for corrosion free multi-layer metal conductors
JPH08340029A (en) 1995-06-12 1996-12-24 Sony Corp Flip chip ic and its manufacture
JPH11233542A (en) 1998-02-09 1999-08-27 Sony Corp Semiconductor device and its manufacture
JPH11340265A (en) 1998-05-22 1999-12-10 Sony Corp Semiconductor device and its manufacture

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3826886A (en) * 1971-04-15 1974-07-30 Fujitsu Ltd Contact material
US5021866A (en) * 1987-09-28 1991-06-04 Kabushiki Kaisha Toshiba Semiconductor integrated circuit apparatus
US5631499A (en) * 1994-04-28 1997-05-20 Kabushiki Kaisha Toshiba Semiconductor device comprising fine bump electrode having small side etch portion and stable characteristics
US5767010A (en) * 1995-03-20 1998-06-16 Mcnc Solder bump fabrication methods and structure including a titanium barrier layer
US6316281B1 (en) * 1998-09-12 2001-11-13 Electronics And Telecommunications Research Institute Method for fabricating a hybrid optical integrated circuit employing SOI optical waveguide
US6268114B1 (en) * 1998-09-18 2001-07-31 Taiwan Semiconductor Manufacturing Company, Ltd Method for forming fine-pitched solder bumps
US6187680B1 (en) * 1998-10-07 2001-02-13 International Business Machines Corporation Method/structure for creating aluminum wirebound pad on copper BEOL
US20020000665A1 (en) * 1999-04-05 2002-01-03 Alexander L. Barr Semiconductor device conductive bump and interconnect barrier

Cited By (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8368213B2 (en) 2001-03-05 2013-02-05 Megica Corporation Low fabrication cost, fine pitch and high reliability solder bump
US20080083985A1 (en) * 2001-03-05 2008-04-10 Megica Corporation Low fabrication cost, fine pitch and high reliability solder bump
US7863739B2 (en) 2001-03-05 2011-01-04 Megica Corporation Low fabrication cost, fine pitch and high reliability solder bump
US20080054459A1 (en) * 2001-03-05 2008-03-06 Megica Corporation Low fabrication cost, fine pitch and high reliability solder bump
US8072070B2 (en) 2001-03-05 2011-12-06 Megica Corporation Low fabrication cost, fine pitch and high reliability solder bump
US20030173108A1 (en) * 2002-01-18 2003-09-18 Seiko Epson Corporation Semiconductor device and method of manufacturing the same, circuit board and electronic equipment
US20030193094A1 (en) * 2002-04-12 2003-10-16 Nec Electronics Corporation Semiconductor device and method for fabricating the same
US6930389B2 (en) * 2003-06-30 2005-08-16 Advanced Semiconductor Engineering, Inc. Under bump metallization structure of a semiconductor wafer
US20040262755A1 (en) * 2003-06-30 2004-12-30 Advanced Semiconductor Engineering, Inc. Under bump metallization structure of a semiconductor wafer
US20040262759A1 (en) * 2003-06-30 2004-12-30 Advanced Semiconductor Engineering, Inc. Under bump metallization structure of a semiconductor wafer
US7227263B2 (en) * 2004-03-19 2007-06-05 Oki Electric Industry Co., Ltd. Semiconductor device with recessed post electrode
US20050205993A1 (en) * 2004-03-19 2005-09-22 Tadashi Yamaguchi Semiconductor device
US8232192B2 (en) * 2004-05-05 2012-07-31 Megica Corporation Process of bonding circuitry components
US20050266670A1 (en) * 2004-05-05 2005-12-01 Mou-Shiung Lin Chip bonding process
US20060130025A1 (en) * 2004-11-23 2006-06-15 National Instruments Corporation Aggregate handling of operator overloading
US20060226545A1 (en) * 2005-04-06 2006-10-12 Sharp Kabushiki Kaisha Semiconductor device
US8053909B2 (en) 2005-04-08 2011-11-08 Micron Technology, Inc. Semiconductor component having through wire interconnect with compressed bump
US7919846B2 (en) 2005-04-08 2011-04-05 Micron Technology, Inc. Stacked semiconductor component having through wire interconnect
US7757385B2 (en) 2005-04-08 2010-07-20 Micron Technology, Inc. System for fabricating semiconductor components with through wire interconnects
US20070200255A1 (en) * 2005-04-08 2007-08-30 Hembree David R System for fabricating semiconductor components with through wire interconnects
US7727872B2 (en) * 2005-05-19 2010-06-01 Micron Technology, Inc. Methods for fabricating semiconductor components with conductive interconnects
US7768096B2 (en) 2005-05-19 2010-08-03 Micron Technology, Inc. System for fabricating semiconductor components with conductive interconnects
US8546931B2 (en) 2005-05-19 2013-10-01 Micron Technology, Inc. Stacked semiconductor components having conductive interconnects
US7951702B2 (en) 2005-05-19 2011-05-31 Micron Technology, Inc. Methods for fabricating semiconductor components with conductive interconnects having planar surfaces
US20070035022A1 (en) * 2005-08-09 2007-02-15 Seiko Epson Corporation Semiconductor device and method of manufacturing the same
US7518241B2 (en) * 2005-08-31 2009-04-14 Advanced Semiconductor Engineering Inc. Wafer structure with a multi-layer barrier in an UBM layer network device with power supply
US20070045848A1 (en) * 2005-08-31 2007-03-01 Advanced Semiconductor Engineering, Inc. Wafer structure
US9013044B2 (en) 2005-12-07 2015-04-21 Micron Technology, Inc. Through wire interconnect (TWI) for semiconductor components having wire in via and bonded connection with substrate contact
US7786605B2 (en) 2005-12-07 2010-08-31 Micron Technology, Inc. Stacked semiconductor components with through wire interconnects (TWI)
US8513797B2 (en) 2005-12-07 2013-08-20 Micron Technology, Inc. Stacked semiconductor component having through wire interconnect (TWI) with compressed wire
US8193646B2 (en) 2005-12-07 2012-06-05 Micron Technology, Inc. Semiconductor component having through wire interconnect (TWI) with compressed wire
US8217510B2 (en) 2006-04-24 2012-07-10 Micron Technology, Inc. Semiconductor module system having stacked components with encapsulated through wire interconnects (TWI)
US9018751B2 (en) 2006-04-24 2015-04-28 Micron Technology, Inc. Semiconductor module system having encapsulated through wire interconnect (TWI)
US8120167B2 (en) 2006-04-24 2012-02-21 Micron Technology, Inc. System with semiconductor components having encapsulated through wire interconnects (TWI)
US8741667B2 (en) 2006-04-24 2014-06-03 Micron Technology, Inc. Method for fabricating a through wire interconnect (TWI) on a semiconductor substrate having a bonded connection and an encapsulating polymer layer
US8581387B1 (en) 2006-04-24 2013-11-12 Micron Technology, Inc. Through wire interconnect (TWI) having bonded connection and encapsulating polymer layer
US8404523B2 (en) 2006-04-24 2013-03-26 Micron Technoloy, Inc. Method for fabricating stacked semiconductor system with encapsulated through wire interconnects (TWI)
US20080308938A1 (en) * 2007-06-13 2008-12-18 Advanced Semiconductor Engineering, Inc. Under bump metallurgy structure and wafer structure using the same and method of manufacturing wafer structure
US7800240B2 (en) * 2007-06-13 2010-09-21 Advanced Semiconductor Engineering, Inc. Under bump metallurgy structure and wafer structure using the same and method of manufacturing wafer structure
US8304909B2 (en) * 2007-12-19 2012-11-06 Intel Corporation IC solder reflow method and materials
US20090160055A1 (en) * 2007-12-19 2009-06-25 Lavoie Adrien R IC solder reflow method and materials
US8704367B2 (en) * 2010-09-03 2014-04-22 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method of semiconductor device
US20120056320A1 (en) * 2010-09-03 2012-03-08 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method of semiconductor device
US8492892B2 (en) * 2010-12-08 2013-07-23 International Business Machines Corporation Solder bump connections
US8778792B2 (en) 2010-12-08 2014-07-15 International Business Machines Corporation Solder bump connections
US20120146212A1 (en) * 2010-12-08 2012-06-14 International Business Machines Corporation Solder bump connections
US8836120B2 (en) 2011-04-19 2014-09-16 Infineon Technologies Ag Semiconductor device with a layer including niobium, and/or tantalum overlying a contact pad or a metal layer
CN102751253A (en) * 2011-04-19 2012-10-24 英飞凌科技股份有限公司 Semiconductor Device and Bonding Wire
US9099304B2 (en) 2013-07-29 2015-08-04 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
CN104008983A (en) * 2014-05-04 2014-08-27 清华大学 Metal protruding point manufacturing method
US9984987B2 (en) 2016-08-05 2018-05-29 Nanya Technology Corporation Semiconductor structure and manufacturing method thereof
US10141275B2 (en) 2016-08-05 2018-11-27 Nanya Technology Corporation Method for manufacturing a semiconductor structure
US10181441B2 (en) * 2016-11-18 2019-01-15 Taiwan Semiconductor Manufacturing Company Ltd. Through via structure and manufacturing method thereof
US11183472B2 (en) * 2017-11-28 2021-11-23 Sony Semiconductor Solutions Corporation Semiconductor device and manufacturing method of semiconductor device for improving solder connection strength
US11784147B2 (en) 2017-11-28 2023-10-10 Sony Semiconductor Solutions Corporation Semiconductor device and manufacturing method of semiconductor device

Also Published As

Publication number Publication date
JP3859403B2 (en) 2006-12-20
TW468245B (en) 2001-12-11
KR100454381B1 (en) 2004-10-26
KR20010039911A (en) 2001-05-15
US6798050B1 (en) 2004-09-28
JP2001093928A (en) 2001-04-06

Similar Documents

Publication Publication Date Title
US6798050B1 (en) Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same
US6569752B1 (en) Semiconductor element and fabricating method thereof
US7923849B2 (en) Interconnections for flip-chip using lead-free solders and having reaction barrier layers
US7932169B2 (en) Interconnection for flip-chip using lead-free solders and having improved reaction barrier layers
US7391112B2 (en) Capping copper bumps
US20080136019A1 (en) Solder Bump/Under Bump Metallurgy Structure for High Temperature Applications
US20100230810A1 (en) Flip chip semiconductor package and fabrication method thereof
EP2053655A2 (en) Chip scale package using large ductile solder balls
US20070152331A1 (en) Tin-bismuth (Sn-Bi) family alloy solder and semiconductor device using the same
US20080251927A1 (en) Electromigration-Resistant Flip-Chip Solder Joints
JP5208500B2 (en) Assembling method and assembly produced by this method
US20110254161A1 (en) Integrated Circuit Package Having Under-Bump Metallization
US20090160052A1 (en) Under bump metallurgy structure of semiconductor device package
WO2021079209A1 (en) Forming of bump structure
US6692629B1 (en) Flip-chip bumbing method for fabricating solder bumps on semiconductor wafer
KR101758999B1 (en) Semiconductor device and manufacturing method thereof
US20090266480A1 (en) Process for Preparing a Solder Stand-Off
CN219917164U (en) Semiconductor packaging device
US20020175424A1 (en) Process of forming metal surfaces compatible with a wire bonding and semiconductor integrated circuits manufactured by the process
US20040084508A1 (en) Method for constraining the spread of solder during reflow for preplated high wettability lead frame flip chip assembly
KR20230058949A (en) Semiconductor package and method of manufacturing the semiconductor package

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION