US20040253803A1 - Packaging assembly and method of assembling the same - Google Patents
Packaging assembly and method of assembling the same Download PDFInfo
- Publication number
- US20040253803A1 US20040253803A1 US10/693,083 US69308303A US2004253803A1 US 20040253803 A1 US20040253803 A1 US 20040253803A1 US 69308303 A US69308303 A US 69308303A US 2004253803 A1 US2004253803 A1 US 2004253803A1
- Authority
- US
- United States
- Prior art keywords
- solder balls
- chip
- semiconductor chip
- packaging assembly
- solder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
- H01L2224/05027—Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01056—Barium [Ba]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01067—Holmium [Ho]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Definitions
- the present invention relates to semiconductor device technology, more specifically to a packaging assembly and a method of assembling a packaging assembly using soldering technology.
- bumps of the circuit board and the semiconductor chip are melted and connected during heating process at 200° C. After that, bumps and the resin are hardened completely in the curing process.
- solder bumps made of solder paste are often used as bump electrodes.
- solder bumps made of solder paste are often used as bump electrodes.
- solder bumps made of solder paste are often used as bump electrodes.
- solder alloys responding to an environmental problem, are tin-silver (Sn-Ag) solder and tin-zinc (Sn—Zn) solder.
- Sn-Ag tin-silver
- Sn—Zn tin-zinc
- the melting temperature is generally higher than that of the conventional eutectic alloy. Therefore, lead-free solder alloys having higher melting temperatures have to be reflowed at a relatively high temperature of approximately 200° C.
- reflow is performed at high temperature conditions, strong thermal stresses are applied to semiconductor chips and mounting bases, and an aggravation of coplanarity and a fall in reliability occurs.
- An aspect of the present invention inheres in a packaging assembly embracing a substrate defined by a first surface and a second surface opposing to the first surface; a plurality of chip-site lands disposed on the first surface; a plurality of first solder balls connected to the chip-site lands; a plurality of second solder balls connected to the first solder balls including solder materials having higher melting temperatures than the first solder balls; a semiconductor chip having a plurality of bonding pads connected to the second solder balls on a surface of the semiconductor chip; and an underfill resin disposed around the first and second solder balls.
- Another aspect of the present invention inheres in a method of assembling a packaging assembly embracing preparing a substrate having a plurality of chip-site lands disposed on the first surface of a substrate; disposing a plurality of first solder balls on the chip-site lands; applying an underfill resin around the chip-site lands and the first solder balls; disposing a plurality of second solder balls on corresponding bonding pads disposed on a semiconductor chip; aligning the first solder balls with corresponding second solder balls; connecting the first and second solder balls by melting the first solder balls; and hardening the underfill resin.
- FIG. 1 is a sectional view showing an example of packaging assembly according to a first embodiment of the present invention.
- FIG. 1A is an enlarged view showing an example of a third surface of a semiconductor chip shown in FIG. 1.
- FIGS. 2 to 10 are sectional views showing a first example of assembling the packaging assembly according to the first embodiment of the present invention.
- FIGS. 11 and 12 are sectional views showing a second example of assembling the packaging assembly according to the first embodiment of the present invention.
- FIG. 13 is a sectional view showing a modification of the first level assembly according to a first embodiment of the present invention.
- FIGS. 14 and 15 are sectional views showing an example of assembling the modification of the packaging assembly shown in FIG. 13 according to the first embodiment of the present invention.
- FIG. 16 is a sectional view showing an example of packaging assembly according to a second embodiment of the present invention.
- FIGS. 17 and 18 are sectional views showing an example of assembling the packaging assembly according to the second embodiment of the present invention.
- FIGS. 19 and 20 are sectional views showing a modification of packaging assembly according to the second embodiment of the present invention.
- the packaging assembly 100 encompasses, as shown in FIG. 1, a substrate 1 defined by a first surface and a second surface opposing to the first surface, a plurality of chip-site lands 2 a , 2 b , 2 c , and 2 d disposed on the first surface, a plurality of a first solder balls 3 a , 3 b , 3 c , and 3 d connected to the chip-site lands 2 a , 2 b , 2 c , and 2 d , a plurality of a second solder balls 4 a , 4 b , 4 c , and 4 d connected to the first solder balls 3 a , 3 b , 3 c , and 3 d , a semiconductor chip 6 connected to the second solder balls 4 a , 4 b , 4 c , and 4 d on a third surface, and an underfill resin 7 disposed around the first solder balls 3
- the substrate 1 is a kind of printed circuit board made from a material including epoxy resin.
- the substrate 1 has: a wiring layer 15 on a second surface, a plurality of chip-site lands 2 a , 2 b , 2 c , and 2 d on a first surface, and a protective film (passivation layer) 18 which is made from SiO 2 film, PSG film and the like.
- the protective film 18 is stacked on the chip-site lands 2 a , 2 b , 2 c , and 2 d .
- As the material of the substrate 1 various organic synthetic resins and inorganic materials including ceramic and glass can be used.
- organic synthetic resins phenolic resin, polyester resin, epoxy resin, polyimide resin, fluoroplastic, and the like can be used. Meanwhile, paper, woven glass fabric, a glass backing material, or the like is used as a backing material that becomes a core informing a slab-shaped structure.
- ceramic can be used.
- a metal substrate is used in order to improve the heat-radiating characteristics. In the case where a transparent substrate is needed, glass is used.
- a ceramic substrate alumina (Al 2 O 3 ), mullite ( 3 Al 2 O 3 .
- the substrate 1 is not limited.
- electrically conductive material such as alminium (Al,) alminium alloy (Al—Si, Al—Cu—Si), gold, copper, or the like can be used.
- other electrodes can be provided through a plurality of signal lines such as gate wires connected to a plurality of gate electrodes.
- gate electrodes it is possible to use polysilicon, refractory metal such as tungsten (W), titanium (Ti), and molybdenum (Mo), silicides thereof (WSi 2 , TiSi 2 and MoSi 2 ), polycide using these silicides, or the like.
- a plurality of vias can be formed and a plurality of inner buried wires connected to the vias can be disposed.
- the chip-site lands 2 a , 2 b , 2 c , and 2 d are aligned at equal intervals on the first surface of the substrate 1 .
- the positions, material, number, and the like of the chip-site lands 2 a , 2 b , 2 c , and 2 d are not limited.
- the first solder balls 3 a , 3 b , 3 c , and 3 d are connected on the chip-site lands 2 a , 2 b , 2 c , and 2 d .
- solder materials having lower melting temperature can be used for the first solder balls 3 a , 3 b , 3 c , and 3 d .
- Sn—Pb alloy and a Sn—Bi-Ag alloy are from 138° C. to 150° C.
- Sn—Zn alloy is from 198° C. to 210° C
- Sn—Bi—In alloy is from 190° C. to 200° C.
- Bi—In alloy is from 72° C. to 120° C.
- Sn-In alloy is from 116° C. to 130° C.
- In—Ag alloy is from 141° C. to 160° C.
- solder-free solders having lower melting temperatures may be used for the first solder balls 3 a , 3 b , 3 c , and 3 d .
- solder materials having lower melting temperature such as Sn—Bi alloy and Sn—Bi—Ag alloy can be used to prevent gas generation from the substrate.
- the top surface of the first solder balls 3 a , 3 b , 3 c and 3 d are taking a shape of concave on the chip-site lands 2 a , 2 b , 2 c and 2 d .
- the second solder balls 4 a , 4 b , 4 c and 4 d taking spherical shapes are adhered on the top surface of the concave-shaped balls (first solder balls) 3 a , 3 b , 3 c , and 3 d.
- the second solder balls 4 a , 4 b , 4 c and 4 d are connected to the bonding pads 5 a , 5 b , 5 c and 5 d disposed on the third surface of the semiconductor chip 6 .
- solder materials having higher melting temperature than the first solder balls 3 a , 3 b , 3 c , and 3 d .
- Sn—Zn alloy is from 195° C. to 215° C.
- Materials of the second solderballs 4 a , 4 b , 4 c , and 4 d may be changed depending on the melting temperature of the material used for the first solder balls 3 a , 3 b , 3 c , and 3 d .
- solder balls when materials containing lead are used as solder balls, Sn—Pb alloys composed of 5 w % tin and 95 w % lead can be used as the first solder balls 3 a , 3 b , 3 c and 3 d and Sn—Pb alloys composed of 63 w % tin and 37 w % of lead can be used as the second solder balls 4 a , 4 b , 4 c , and 4 d .
- lead-free solders having lower melting temperature may be useful for the second solder balls 4 a , 4 b , 4 c , and 4 d .
- Sn—Bi alloys may be used as the first solder balls 3 a , 3 b , 3 c , and 3 d
- Sn—Ag alloys may be used as the second solder balls 4 a , 4 b , 4 c , and 4 d.
- a plurality of semiconductor elements (circuit elements) 10 s 1 , 10 s 2 , 10 d 1 , and 10 d 2 which are heavily-doped impurity regions doped with donors or acceptors of approximately 1 ⁇ 10 18 cm 31 3 to 1 ⁇ 10 21 cm 3 (such as source regions 10 s 1 and 10 s 2 and drain regions 10 d 1 and 10 d 2 or emitter regions/collector regions) or the like are merged on the third surface of the semiconductor chip 6 .
- Insulating films 50 , 51 , 52 , 53 , and 54 , made from low-k films are stacked into a multi-level structure using low-k films on the semiconductor elements 10 s 1 , 10 s 2 , 10 d 1 , and 10 d 2 .
- Metallic interconnections 50 a , 50 b , 50 c , 50 d , 51 a , 51 b , 51 c , 51 d , 51 e , 53 a , 53 b , 54 a , 54 b , and 54 c made of aluminum (Al) aluminum alloy (Al—Si or Al—Cu—Si) or the like are alternatively stacked into the insulating films 50 , 51 , 52 , 53 , and 54 so as to connect the semiconductor elements 10 s 1 , 10 s 2 , 10 d 1 , and 10 d 2 .
- low-k films 12 as shown in FIG. 1 can be stacked into multi-level structure.
- bonding pads 5 a , 5 b , 5 c and 5 d are formed just under the low-k film 12 .
- prepositions such as “on” and “under” are defined with respect to a planar surface of the substrate, regardless of the orientation the substrate is actually held.
- a protective film 13 made from a silicon oxide film (SiO 2 ), a PSG film, a BPSG film, a silicon nitride film (Si 3 N 4 ), a polyimide film or the like is formed on the low-k film 12 and bonding pads 5 a , 5 b , 5 c and 5 d and covers the third surface of the semiconductor chip 6 .
- a plurality of openings are selectively provided so as to expose partially the top surface of the respective bonding pads 5 a , 5 b , 5 c and 5 d .
- the barrier metals 14 a , 14 b , 14 c , and 14 d which are connected to the second solder balls 4 a , 4 b , 4 c , and 4 d , are formed on the respective bonding pads Sa, 5 b , 5 c and 5 d .
- a material having an effective dielectric constant of the low-k film is equal to or less than 3.5 is desirable to accomplish lower effective dielectric constant between wirings.
- an inorganic insulator such as fluorine doped silicon mono oxide (SiOF), carbon doped silicon mono oxide (SiOC), organic silica, porous HSQ, benzocycrobutene (BCB) and porous films made from above mentioned materials can be used.
- underfill resin 7 materials such as a resin containing flux, a stiffening material having capability of flux, a resin containing filler, and materials containing acid anhydrides can be used.
- resin epoxy resin, acrylic resin, silicon resin, polyimide resin and the like may be useful.
- the first solder balls 3 a , 3 b , 3 c , and 3 d are disposed on the substrate 1 .
- These first solder balls 3 a , 3 b , 3 c , and 3 d are melted when heated at a lower temperature of approximately 150° C. Therefore, when an organic synthetic resin is used for a material of 10 the substrate 1 , because gas is not released from the substrate 1 , voids are not generated in the underfill resin 7 .
- the substrate 1 and the semiconductor chip 6 are connected at a low temperature of 150° C., the heat contraction of the substrate 1 , semiconductor chip 6 , and resin 7 can be minimized.
- the substrate 1 may be improved. Furthermore, since strong thermal stress is not added to the second solder balls 4 a , 4 b , 4 c , and 4 d , the low-k film 12 disposed on the bonding pads 5 a , 5 b , 5 c and 5 d does not break. The protective film 13 containing organic resins is disposed on the surface of the low-k film 12 . Therefore, the low-k film 12 will not exfoliated.
- the packaging assembly 100 corresponding to the environmental problem may be accomplished.
- FIGS. 2 to 10 a first assembling method of the packaging assembly 100 according to the first embodiment of the present invention is described.
- the assembling method of the packaging assembly 100 described below is one example, and the packaging assembly 100 is feasible by other various assembly methods including modifications of the present embodiment.
- the semiconductor chip having circuit elements, insulating films, and metallic interconnections on the third surface are prepared. Then, as shown in FIG. 2, a multi-level structure of low-k films 12 A and 12 B as interlayer dielectrics are stacked and metal wires 11 a , 11 b , 11 c , 11 d , and 11 e made from Al, Al—Si, Al—Cu—Si, or the like are formed into the low-k films 12 A and 12 B are formed. In the uppermost conductive layer, the bonding pad 5 a is formed.
- a protective film 13 made from a Sio 2 film, a PSG film, a BPSG film, a Si 3 N 4 film, a polyimide film, or the like is formed around the bonding pads 5 a . Subsequently, the protection film 13 is partially provided with an opening 13 A such that the bonding pad 5 is exposed.
- the photo resist films 16 a and 16 b are stripped by solvents such as acetone, photo resist stripper and the like.
- Part of the Pd film 14 C, Ni film 14 B, and Ti film 14 A are removed by use of the conductive material 14 as an etching mask.
- an etching solution of aqua regia may be used.
- an etching solution of ethylene diamine tetra-acetic acid may be used.
- flux is applied around the conductive material 17 , and the conductive material 17 is heated around 200° C. ⁇ 220° C. for 30 minutes during a reflowing process.
- the second solder ball 4 a is formed. After that, some electric testing may be performed to the semiconductor chip 6 .
- the substrate 1 which is made from epoxy resin with a thickness of 30 ⁇ m ⁇ 60 ⁇ m is prepared.
- phenolic resin, polyester resin, epoxy resin, polyimide resin, fluoroplastic, and the like may be used instead of epoxy resin.
- a wiring layer 15 made from copper or the like is formed on the second surface of the substrate 1 .
- the chip-site land 2 a is formed and the protective film 18 made from SiO 2 film, PSG film or the like is laminated on the chip-site land 2 a .
- the protection film 18 is partially provided with an opening 18 A such that the chip-site land 2 a is exposed, thus forming the first solder ball 3 a.
- underfill resin 7 having property of flux is applied on the second surface of the substrate 1 so as to surround the chip-site lands 2 a , 2 b , 2 c , and 2 d , and the first solder balls 3 a , 3 b , 3 c , and 3 d .
- a resin containing filler can be used as the underfill resin 7 to decrease the thermal expansion coefficient and to improve reliability.
- the second solderballs 4 a , 4 b , 4 c , and 4 d are aligned on the first solder balls 3 a , 3 b , 3 c , and 3 d so as to be mated each other.
- the substrate 1 and the semiconductor chip 7 are introduced to a furnace or the like and reflow is performed for 1 ⁇ 15 seconds at about 150° C., pressurizing toward a substrate from upside of the semiconductor chip 6 .
- oxides and impurities of the first solder balls 3 a , 3 b , 3 c , and 3 d are removed by the flux capability of the underfill resin 7 .
- the first solder balls 3 a , 3 b , 3 c , and 3 d are melted and adhered around the second solder balls 4 a , 4 b , 4 c , and 4 d , as shown in FIG. 10.
- the substrate 1 and the semiconductor chip 6 are introduced to the oven and dried.
- the packaging assembly 100 as shown in FIG. 1 can be assembled.
- the first solder balls 3 a , 3 b , 3 c and 3 d disposed on the chip-site lands 2 a , 2 b , 2 c , and 2 d melt at a temperature of about 150° C. and connect temporarily to the second solder balls 4 a , 4 b , 4 c , and 4 d . Therefore, when an organic synthetic resin is used for a material of the substrate 1 , gas will not be released from the substrate 1 , and voids are not generated in the underfill resin 7 .
- the substrate 1 and the semiconductor chip 6 are connected at a low temperature, the heat contraction of the substrate 1 , semiconductor chip 6 , and resin 7 can be minimized. At the same time, coplanarity and reliability of the substrate 1 may be improved. Furthermore, since strong thermal stress is not incurred to the second solder balls 4 a , 4 b , 4 c , and 4 d , the low-k film 12 disposed on the bonding pads 5 a , 5 b , 5 c and 5 d will not break. The protective film 13 containing organic resin is disposed on the surface of the low-k film 12 . Therefore, the low-k film 12 is not exfoliated.
- FIGS. 11 and 12 a second assembling method of the packaging assembly 100 according to the first embodiment of the present invention is described.
- a sequence of the procedure of the second assembling method before forming the second solder balls 4 a , 4 b , 4 c , and 4 d on the semiconductor chip 6 or first solder balls 3 a , 3 b , 3 c , and 3 d on the substrate 1 is substantially the same shown in FIGS. 2 ⁇ 8 , detailed explanation is omitted.
- an assembling stage 20 A and an assembling tool 20 B are heated to around 150° C. Then, the second surface of the substrate 1 having first solder balls 2 a , 2 b , 2 c , and 2 d on the first surface is disposed on the assembling stage 20 A by use of a vacuum wand and the like. A fourth surface of the semiconductor chip 6 having second solder balls 3 a , 3 b , 3 c , and 3 d on the third surface is fixed on the assembling tool 20 B by use of the vacuum wand and the like. Next, as shown in FIG.
- the second solder balls 4 a , 4 b , 4 c , and 4 d are aligned with the first solder balls 3 a , 3 b , 3 c , and 3 d so as to be mated each other.
- the assembling stage 20 A is pressurized by the assembling tool 20 B.
- the first solder balls 3 a , 3 b , 3 c , and 3 d are melted and their shapes transformed, and are adhered to the second solder ball 4 a , 4 b , 4 c , and 4 d .
- the assembling stage 20 A and the assembling tool 20 B are cooled, the underfill resin 7 is cooled and hardened.
- a packaging assembly 101 differs from the packaging assembly 100 shown in FIG. 1 in that the packaging assembly 101 further includes a plurality of second chip-site lands 22 a , 22 b , 22 c , and 22 d , a plurality of third solder balls 23 a , 23 b , 23 c , and 23 d connected to the second chip-site lands 22 a , 22 b , 22 c , and 22 d , a plurality of fourth solder balls 24 a , 24 b , 24 c , and 24 d connected to the third solder balls 23 a , 23 b , 23 c , and 23 d , and a second semiconductor chip 26 connected to the fourth solder balls 24 a , 24 b , 24 c , and 24 d .
- a second low-k film 32 is disposed on the third surface of the semiconductor chip 26 .
- a plurality of second bonding pads 25 a , 25 b , 2 c , and 25 d are aligned under the second low-k film 32 .
- a second protective film 33 containing organic resin is formed on the surface of the second low-k film 32 .
- a second circuit element are merged in the third surface or the second semiconductor chip 26 , and second multilevel-interconnection having insulating films and metallic interconnections are disposed on the third surface of the semiconductor chip 26 as shown in FIG. 1A.
- the second chip-site lands 22 a , 22 b , 22 c , and 22 d the third solder balls 23 a , 23 b , 23 c , and 23 d , the fourth solder balls 24 a , 24 b , 2 c , 25 d , the second low-k film 32 , the second chip-side internal connection pad 25 a , 25 b , 2 c , and 25 d , and the second protective film 33 , which have the same organization as the chip-site lands 2 a , 2 b , 2 c , and 2 d , first solder balls 3 a , 3 b , 3 c , and 3 d , the second solder balls 4 a , 4 b , 4 c , and 4 d , the low-k film 12 , the chip-side internal connection pad 5 a , 5 b , 5 c and 5 d ,
- the substrate 1 which is made from epoxy resin with a thickness of 30 ⁇ m ⁇ 60 ⁇ m is prepared.
- a wiring layer 15 made from copper is formed on the second surface of the substrate 1 .
- the chip-site lands 2 a , 2 b , 2 c , and 2 d are formed on the first surface.
- the chip-site lands 2 a , 2 b , 2 c , and 2 d are formed on the first surface.
- the chip-site lands 2 a , 2 b , 2 c , and 2 d are formed on the first surface.
- the protective film 18 made from SiO 2 film, PSG film or the like is laminated on the chip-site lands 2 a , 2 b , 2 c , and 2 d , and the second chip-site lands 22 a , 22 b , 22 c , and 22 d .
- the protection film 18 is partially removed such that the chip-site lands 2 a , 2 b , 2 c , and 2 d , and the second chip-site lands 22 a , 22 b , 22 c , and 22 d are exposed.
- the first solderballs 3 a , 3 b , 3 c , and 3 d are formed on the chip-site lands 2 a , 2 b , 2 d , and 2 d .
- the third solder balls 23 a , 23 b , 23 c , and 23 d are formed on the second chip-site lands 22 a , 22 b , 22 c , and 22 d .
- the substrate 1 is disposed on the assembling stage 20 A which is heated around 150° C.
- underfill resin 7 A serves as flux is applied on the second surface of the substrate 1 so as to surround the chip-site lands 2 a , 2 b , 2 c , and 2 d , and the first solder balls 3 a , 3 b , 3 c , and 3 d .
- Underfill resin (second underfill resin) 7 B serves as flux is applied so as to surround the second chip-site lands 22 a , 22 b , 22 c , and 22 d , and the third solder balls 23 a , 23 b , 23 c , and 23 d .
- underfill resins 7 A and 7 B are heated and activated by the heat of assembling stage 20 A.
- oxides and impurities included on the surface of first solder balls 3 a , 3 b , 3 c , and 3 d and third solder balls 23 a , 23 b , 23 c , 23 d are removed by the underfill resins 7 A and 7 B serving as flux.
- the surfaces of the first solder balls 3 a , 3 b , 3 c , and 3 d are exposed on the surface of the underfill resin 7 A.
- the surface of the third solder balls 23 a , 23 b , 23 c , and 24 d are also exposed on the surface or the underfill resin 7 B.
- the fourth solder balls 24 a , 24 b , 24 c , and 24 d connected with the second semiconductor chip 25 are aligned on the third solder balls 23 a , 23 b , 23 c , and 23 d so as to be mated each other, and pressurized by being pushed from fourth surface of the second semiconductor chip 26 toward the substrate 1 .
- the third solder balls 23 a , 23 b , 23 c , and 23 d are melted with heat from the assembling stage 20 A and adhered to the around of fourth solder balls 24 a , 24 b , 24 c , and 24 d .
- the assembling stage 20 A and the assembling tool 20 B are cooled, and the underfill resin 7 is cooled and hardened.
- the packaging assembly 101 as shown in FIG. 13 can be manufactured.
- the first solder balls 3 a , 3 b , 3 c and 3 d disposed on the chip-site lands 2 a , 2 b , 2 c , and 2 d melt with the heat from assembling stage 20 A of about 150° C. to be connected temporarily to the second solder balls 4 a , 4 b , 4 c , and 4 d . Therefore, when second semiconductor chip 26 is mounted next to semiconductor chip 6 , it can prevent the position of semiconductor chips 6 and 26 from shifting due to the flow of underfill resins 7 A and 7 B. Moreover, two or more semiconductor chips can be mounted adjacently.
- the packaging assembly 101 shown in FIG. 13 can be mounted at a low temperature of 150° C., gas is not released from the substrate 1 , and voids are not generated in the underfill resin 7 even if an organic synthetic resin is used for a material of the substrate 1 . Furthermore, since heat expansion of the substrate 1 and semiconductor chips 6 and 26 , and heat contraction of the underfill resin 7 can be suppressed at lower level, strong thermal stresses are not be incurred to bonding pads 5 a , 5 b , 5 c and 5 d , and second bonding pads 25 a , 25 b , 2 c , and 25 d .
- thermal stresses applied to the low-k film 12 and second low-k film 32 which are disposed close to the bonding pads 5 a , 5 b , 5 c and 5 d , and second bonding pads 25 a , 25 b , 2 c , and 25 d , can be minimized and breakage of the films can be prevented.
- the packaging assembly 102 encompasses, as shown in FIG. 16, a plurality of internal solder joints 8 a , 8 b , 8 c , and 8 d disposed between chip-site lands 2 a , 2 b , 2 c , and 2 d , and bonding pads 5 a , 5 b , 5 c and 5 d .
- a plurality of external lands 15 a , 15 b , 15 c , and 15 d are disposed on the second surface of the substrate 1 .
- a plurality of external solder balls 21 a , 21 b , 21 c , and 21 d are connected on the external lands 15 a , 15 b , 15 c , and 15 d , respectively. Others are the same as a packaging assembly 100 shown in FIG. 1, detailed explanations are omitted.
- the internal solder joints 8 a , 8 b , 8 c , and 8 d are electrodes mixed with first solder balls 3 a , 3 b , 3 c , and 3 d and second solder balls 4 a , 4 b , 4 c , and 4 d as shown in FIG. l.
- the internal solder joints 8 a , 8 b , 8 c , and 8 d have higher melting temperature than first solder balls 3 a , 3 b , 3 c , and 3 d , and have lower melting temperature than second solder balls 4 a , 4 b , 4 c , and 4 d .
- solder materials having higher and lower melting temperatures can be included.
- conductive material such as alminium (Al,) alminium alloy (Al—Si, Al—Cu—Si), gold, copper, or the like can be used.
- other electrodes can be provided through a plurality of signal lines such as gate wires connected to a plurality of polysilicon gate electrodes.
- gate electrodes made from polysilicon it is possible to use gate electrodes made from a metal having a higher melting temperature including W, Ti, and Mo, silicides thereof (WSi 2 , TiSi 2 and MoSi 2 ), polycide using these silicides, or the like.
- a motherboard or the like on the external lands 15 a , 15 b , 15 c , and 15 d .
- solder materials having higher melting temperature than the first solder balls 3 a , 3 b , 3 c , and 3 d can be used.
- Mixtures or compounds made from materials such as Au, Ag, Cu, Ni, Fe, Pd, Sn, Pb, Ag, Bi, Zn, In, Sb, Cu, Ge can be also used.
- FIGS. 17 and 18 an assembling method of the packaging assembly 102 according to the second embodiment of the present invention is described.
- the second assembling method before forming second solder balls 4 a , 4 b , 4 c , and 4 d on the semiconductor chip 6 or first solder balls 3 a , 3 b , 3 c , and 3 d on the substrate 1 is substantially the same shown in FIGS. 2 ⁇ 8 , detailed explanation is omitted.
- a photo resist film (not shown) is coated on the wiring layer 15 (shown in FIG. 1) delineated on the second surface by use of photolithography technology.
- the wiring layer 15 is partially delineated with the photo resist film as an etching mask, and external lands 15 a , 15 b , 15 c , and . . . 15 d are formed.
- a protective film (not shown) which is made from SiO 2 , SiN and the like can be delineated so as to be surround the external lands 15 a , 15 b , 15 c , and 15 d . Then, as shown in FIG.
- the external solder balls 21 a , 21 b , 21 c , and 21 d containing such as Sn—Ag alloys are formed on the external lands 15 a , 15 b , 15 c , and 15 d , and heated around 200° C., reflow is performed. Heat from performing reflow is conveyed to first solder balls 3 a , 3 b , 3 c , and 3 d , and second solder balls 4 a , 4 b , 4 c , and 4 d .
- first solder balls 3 a , 3 b , 3 c , and 3 d , and second solder balls 4 a , 4 b , 4 c , and 4 d are melted to be formed internal solder joints 8 a , 8 b , 8 c , and 8 d .
- the internal solder joints 8 a , 8 b , 8 c , and 8 d are formed from a mixture of first solder balls 3 a , 3 b , 3 c , and 3 d , and second solder balls 4 a , 4 b , 4 c , and 4 d , the internal solder joints 8 a , 8 b , 8 c , and 8 d have higher melting temperature than first solder balls 3 a , 3 b , 3 c , and 3 d , and have lower melting temperature than second solder balls 4 a , 4 b , 4 c , and 4 d.
- the packaging assembly 102 shown n FIG. 16 can be manufactured.
- the first solder balls 3 a , 3 b , 3 c and 3 d melt at a heat of about 150° C.and connect temporarily to the second solder balls 4 a , 4 b , 4 c , and 4 d . Therefore, when an organic synthetic resin is used for a material of the substrate 1 , gas is not released from the substrate 1 , and voids are not generated in the underfill resin 7 .
- the packaging assembly 103 encompasses, as shown in FIG. 19, a plurality of second internal solder joints 28 a , 28 b , 28 c , and 28 d are disposed between second chip-site lands 22 a , 22 b , 22 c , and 22 d , and second bonding pads 25 a , 25 b , 2 c , and 25 d .
- a plurality of external lands 15 a , 15 b , 15 c , . . . , 15 j are disposed on the first surface opposite to the second chip-site lands 22 a , 22 b , 22 c , and 22 d .
- a plurality of external solder ball 21 a , 21 b , 21 c , . . . , 21 j are connected on the external lands 15 a , 15 b , 15 c , . . . , 15 j , respectively. Others are the same as a packaging assembly 101 shown in FIG. 13, explanations are omitted.
- the second internal solder joints 28 a , 28 b , 28 c , and 28 d are electrodes mixed with third solder balls 23 a , 23 b , 23 c , and 23 d , and fourth solder balls 24 a , 24 b , 24 c , and 24 d as shown in FIG. 20.
- the second internal solder joints 28 a , 28 b , 28 c , and 28 d have higher melting temperature than third solder balls 23 a , 23 b , 23 c , and 23 d , and have lower melting temperature than fourth solder balls 24 a , 24 b , 24 c , and 24 d .
- solder materials having higher melting temperature and lower melting temperature can be used.
- a photo resist film (not shown) is delineated on the wiring layer 15 formed on the second surface by use of photolithography technology.
- the wiring layer 15 is stripped with the photo resist film as an etching mask, external lands 15 a , 15 b , 15 c , . . . 15 j are formed.
- a protective film which is made from SiO 2 , SiN and the like can be formed so as to be surround the external lands 15 a , 15 b , 15 c , and . . . 15 j .
- 21 j containing such as Sn—Ag alloys are formed on the external lands 15 a , 15 b , 15 c , . . . , 15 j and heated around 200° C., reflow is performed. Heat from performing reflow is conveyed to first and third solder balls 3 a , 3 b , 3 c , d 3 d , 23 a , 23 b , 23 c , and 23 d , and second and fourth solder balls 4 a , 4 b , 24 c , 24 d , and 24 a , 24 b , 24 c , and 24 d .
- first and third solder balls 3 a , 3 b , 3 c , 3 d , 23 a , 23 b , 23 c , and 23 d , and second and fourth solder balls 4 a , 4 b , 4 c , 4 d , 24 a , 24 b , 24 c , and 24 d are melted to be formed internal solder joints 8 a , 8 b , 8 c , and 8 d and second internal solder joints 28 a , 28 b , 28 c , and 28 d.
- the packaging assembly 103 as shown in FIG. 19 can be assembled.
- third solder balls 23 a , 23 b , 23 c , and 23 d , and fourth solder balls 24 a , 24 b , 24 c , and 24 d are connected temporarily after being connected with first solder balls 3 a , 3 b , 3 c , and 3 d and second solder balls 4 a , 4 b , 4 c , and 4 d . Therefore, when the second semiconductor chip 26 is mounted next to the first semiconductor chip 6 , shifting of the position of chips 6 and 26 caused by the flow of underfill resin 7 can be prevented.
- two or more semiconductor chips can be mounted adjacently. Since the packaging assembly 103 shown in FIG. 19 can be mounted at a low temperature of 150° C., gas is not released from the substrate 1 , and not generated in the underfill resin 7 even if an organic synthetic resin is used for a material of the substrate 1 . Furthermore, since heat expansion of the substrate 1 and semiconductor chips 6 and 26 , and heat contraction of the underfill resin 7 can be suppressed at lower level, strong thermal stresses are not be incurred to bonding pads 5 a , 5 b , 5 c and 5 d , and second bonding pads 25 a , 25 b , 2 c , and 25 d .
- thermal stresses applied to the low-k film 12 and second low-k film 32 which are disposed close to the bonding pads 5 a , 5 b , 5 c and 5 d , and second bonding pads 25 a , 25 b , 2 c , and 25 d , can be minimized and the breakage of the films can be prevented. Furthermore, since complete connection is accomplished by forming internal solder joints 8 a , 8 b , 8 c , and 8 d , and second internal solder joints 28 a , 28 b , 28 c , and 28 d , to be heated by reflowing process, the reliability of the first level assembly 102 can be improved.
- first and second internal solder joints 8 a , 8 b , 8 c , 8 d , 28 a , 28 b , 28 c , and 28 d do not melt even if in a test of a continuous at high temperature of 150° C., or a heat cycle test which repeatedly varies an atmosphere from 120° C.to ⁇ 55° C.
- solder balls 3 a ⁇ 3 d , 4 a ⁇ 4 d , 23 a ⁇ 23 d , 24 a ⁇ 24 d can be partially changed.
- the solder balls 3 a ⁇ 3 d , 4 a ⁇ 4 d , 23 a ⁇ 23 d , 24 a ⁇ 24 d are heated by performing reflowing, the semiconductor chips 6 and 26 and substrate 1 are elongated respectively.
- the thermal stresses caused by heat expansion (elongation) occurring at the central parts of the semiconductor chips 6 and 26 or the substrate 1 are weak.
Abstract
A packaging assembly includes a substrate; chip-site lands disposed on the first surface; first solder balls connected to the chip-site lands; second solder balls connected to the first solder balls including solder materials having higher melting temperatures than the first solder balls; a semiconductor chip having a plurality of bonding pads connected to the second solder balls on a surface of the semiconductor chip; and an underfill resin disposed around the first and second solder balls.
Description
- This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. P2003-170905, filed on Jun. 16, 2003; the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to semiconductor device technology, more specifically to a packaging assembly and a method of assembling a packaging assembly using soldering technology.
- 2. Description of the Related Art
- Semiconductor integrated circuits such as LSI have achieved higher levels of integration in recent years. Semiconductor devices themselves are shrinking in geometrical size, increasing in the degree of on-chip integration, and number of pin-counts are increasing. As for the surface-mount package (SMP), flip chip bonding technology which connects a semiconductor chip and a circuit board with bumps has been employed widely. As for the flip chip bonding technology, an encapsulating resin is applied on a surface of a circuit board having bumps on the surface. Next, bumps formed on an element side of a semiconductor chip and the bumps formed on the circuit board are mated and contacted to each other. Furthermore, the circuit board and the semiconductor chip are heated around 150° C. during a reflow process, and oxide films and alien substances contained in the bumps are removed by the resin which serves as a flux. Then, bumps of the circuit board and the semiconductor chip are melted and connected during heating process at 200° C. After that, bumps and the resin are hardened completely in the curing process.
- In the SMP assembling process, solder bumps made of solder paste are often used as bump electrodes. However, recently, it has been pointed out that the outflow of lead from electronic products dumped onto reclaimed land pollutes underground water. Thus, throughout the world, manufacturers are changing the Sn—Pb eutectic, used for mounting semiconductor chips or printed circuit boards, to lead-free solder alloys.
- Material examples of lead-free solder alloys, responding to an environmental problem, are tin-silver (Sn-Ag) solder and tin-zinc (Sn—Zn) solder. However, for lead-free solder alloys such as Sn-Ag solder, the melting temperature is generally higher than that of the conventional eutectic alloy. Therefore, lead-free solder alloys having higher melting temperatures have to be reflowed at a relatively high temperature of approximately 200° C. However, when reflow is performed at high temperature conditions, strong thermal stresses are applied to semiconductor chips and mounting bases, and an aggravation of coplanarity and a fall in reliability occurs. Moreover, when organic materials are employed as a circuit board, a gas is generated from the circuit board and that invades into an underfill resin by reflowing at a high temperature of more than 200° C. On the other hand, while a curing reaction advances for the underfill resin, the viscosity of the underfill resin rises. As a result, the gas in the underfill resin remains as a void without being ejected outside of the underfill resin. Furthermore, since the heat shrinkage rate of underfill resin also increases by reflowing, thermal stresses occur to the electrodes on the semiconductor element side, and cracks in the electrodes arise.
- Meanwhile, since recent microprocessors process huge quantities of information at high speed, there have been problems with the resistance of wires interconnecting transistors, and the capacitances of insulators between interconnect wires. For example, wire materials are changing from aluminum (Al) to copper (Cu) having a high electrical conductivity, and insulators are changing from silicon oxide films to materials having low dielectric constants. However, such materials used in recent electronic devices are generally weak in mechanical strength. In particular, low dielectric constant films (hereinafter called low-k films) used as insulators on semiconductor chips are significantly weak in mechanical strength and in adhesion intensity because of their porous structures necessary to ensure low dielectric constants. Therefore, when reflowing to electrodes is performed using a lead-free solder at a high melting temperature, strong thermal stresses also occur in the low-k films within the semiconductor chip. Furthermore, the low-k films disposed just under the solder electrodes may be damaged by the heat and the adhesive strength between the semiconductor chip and the mounting base is also decreased.
- An aspect of the present invention inheres in a packaging assembly embracing a substrate defined by a first surface and a second surface opposing to the first surface; a plurality of chip-site lands disposed on the first surface; a plurality of first solder balls connected to the chip-site lands; a plurality of second solder balls connected to the first solder balls including solder materials having higher melting temperatures than the first solder balls; a semiconductor chip having a plurality of bonding pads connected to the second solder balls on a surface of the semiconductor chip; and an underfill resin disposed around the first and second solder balls.
- Another aspect of the present invention inheres in a method of assembling a packaging assembly embracing preparing a substrate having a plurality of chip-site lands disposed on the first surface of a substrate; disposing a plurality of first solder balls on the chip-site lands; applying an underfill resin around the chip-site lands and the first solder balls; disposing a plurality of second solder balls on corresponding bonding pads disposed on a semiconductor chip; aligning the first solder balls with corresponding second solder balls; connecting the first and second solder balls by melting the first solder balls; and hardening the underfill resin.
- FIG. 1 is a sectional view showing an example of packaging assembly according to a first embodiment of the present invention.
- FIG. 1A is an enlarged view showing an example of a third surface of a semiconductor chip shown in FIG. 1.
- FIGS.2 to 10 are sectional views showing a first example of assembling the packaging assembly according to the first embodiment of the present invention.
- FIGS. 11 and 12 are sectional views showing a second example of assembling the packaging assembly according to the first embodiment of the present invention.
- FIG. 13 is a sectional view showing a modification of the first level assembly according to a first embodiment of the present invention.
- FIGS. 14 and 15 are sectional views showing an example of assembling the modification of the packaging assembly shown in FIG. 13 according to the first embodiment of the present invention.
- FIG. 16 is a sectional view showing an example of packaging assembly according to a second embodiment of the present invention.
- FIGS. 17 and 18 are sectional views showing an example of assembling the packaging assembly according to the second embodiment of the present invention.
- FIGS. 19 and 20 are sectional views showing a modification of packaging assembly according to the second embodiment of the present invention.
- With reference to the accompanying drawings, first and second embodiments of the present inventions are described. Various embodiments of the present invention will be described with reference to the accompanying drawings. It is to be noted that the same or similar reference numerals are applied to the same or similar parts and elements throughout the drawings, and the description of the same or similar parts and elements will be omitted or simplified. Generally, and as is conventional in the representation of semiconductor packaging assemblies, it will be appreciated that the various drawings are not drawn to scale from one figure to another nor inside a given figure, and in particular that the layer thicknesses are arbitrarily drawn for facilitating the reading of the drawings. In the following descriptions, numerous details are set forth such as specific signal values, etc. to provide a thorough understanding of the present invention. However, it will be obvious to those skilled in the art that the present invention may be practiced without such specific details.
- (FIRST EMBODIMENT)
- The
packaging assembly 100 according to a first embodiment of the present invention encompasses, as shown in FIG. 1, asubstrate 1 defined by a first surface and a second surface opposing to the first surface, a plurality of chip-site lands first solder balls site lands second solder balls first solder balls semiconductor chip 6 connected to thesecond solder balls underfill resin 7 disposed around thefirst solder balls second solder balls underfill resin 7 also serves as a flux. - The
substrate 1 is a kind of printed circuit board made from a material including epoxy resin. Thesubstrate 1 has: awiring layer 15 on a second surface, a plurality of chip-site lands protective film 18 is stacked on the chip-site lands substrate 1, various organic synthetic resins and inorganic materials including ceramic and glass can be used. Among organic synthetic resins, phenolic resin, polyester resin, epoxy resin, polyimide resin, fluoroplastic, and the like can be used. Meanwhile, paper, woven glass fabric, a glass backing material, or the like is used as a backing material that becomes a core informing a slab-shaped structure. As a general in organic base material, ceramic can be used. Alternatively, a metal substrate is used in order to improve the heat-radiating characteristics. In the case where a transparent substrate is needed, glass is used. As a ceramic substrate, alumina (Al2O3), mullite (3Al2O3. 2SiO2), beryllia (BeO), aluminum nitride (AlN), silicon nitride (SiN), and the like can be used. Furthermore, it is possible to use a metal insulator substrate in which a polyimide resin plate having high thermal resistance is laminated onto metal, such as iron or copper, to form a multi-layered structure. The thickness of thesubstrate 1 is not limited. As for the chip-site lands wiring layer 15, electrically conductive material such as alminium (Al,) alminium alloy (Al—Si, Al—Cu—Si), gold, copper, or the like can be used. Alternatively, other electrodes can be provided through a plurality of signal lines such as gate wires connected to a plurality of gate electrodes. As gate electrodes, it is possible to use polysilicon, refractory metal such as tungsten (W), titanium (Ti), and molybdenum (Mo), silicides thereof (WSi2, TiSi2 and MoSi2), polycide using these silicides, or the like. Alternatively, inside of thesubstrate 1, a plurality of vias can be formed and a plurality of inner buried wires connected to the vias can be disposed. - The chip-
site lands substrate 1. The positions, material, number, and the like of the chip-site lands first solder balls site lands first solder balls first solder balls first solder balls substrate 1, solder materials having lower melting temperature such as Sn—Bi alloy and Sn—Bi—Ag alloy can be used to prevent gas generation from the substrate. The top surface of thefirst solder balls site lands second solder balls - As shown in FIG. 1, the
second solder balls bonding pads semiconductor chip 6. As for thesecond solder balls first solder balls second solder balls second solderballs first solder balls first solder balls second solder balls second solder balls first solder balls second solder balls - As shown in FIG. 1A, a plurality of semiconductor elements (circuit elements)10 s 1, 10 s 2, 10 d 1, and 10 d 2, which are heavily-doped impurity regions doped with donors or acceptors of approximately 1×1018 cm31 3 to 1×1021 cm 3 (such as source regions 10 s 1 and 10 s 2 and drain regions 10 d 1 and 10 d 2 or emitter regions/collector regions) or the like are merged on the third surface of the
semiconductor chip 6. Insulatingfilms Metallic interconnections films films 54, low-k films 12 as shown in FIG. 1 can be stacked into multi-level structure. As shown in FIG. 1,bonding pads k film 12. Note that, prepositions, such as “on” and “under” are defined with respect to a planar surface of the substrate, regardless of the orientation the substrate is actually held. As shown in FIG. 1, aprotective film 13 made from a silicon oxide film (SiO2), a PSG film, a BPSG film, a silicon nitride film (Si3N4), a polyimide film or the like is formed on the low-k film 12 andbonding pads semiconductor chip 6. In theprotective film 13, a plurality of openings (not shown in FIG. 1) are selectively provided so as to expose partially the top surface of therespective bonding pads barrier metals second solder balls k film 12, a material having an effective dielectric constant of the low-k film is equal to or less than 3.5 is desirable to accomplish lower effective dielectric constant between wirings. As for the low-k films, for example, an inorganic insulator such as fluorine doped silicon mono oxide (SiOF), carbon doped silicon mono oxide (SiOC), organic silica, porous HSQ, benzocycrobutene (BCB) and porous films made from above mentioned materials can be used. Moreover, to prevent exfoliation, it can be agreeable that the coherence strength of the insulatingfilms k film 12 to the circuit elements 10 s 1, 10 s 2, 10 d 1, and 10 d 2,metallic interconnections semiconductor chip 6 is equal to or less than 15 J/m2. - As the
underfill resin 7, materials such as a resin containing flux, a stiffening material having capability of flux, a resin containing filler, and materials containing acid anhydrides can be used. As for the resin, epoxy resin, acrylic resin, silicon resin, polyimide resin and the like may be useful. - In the
packaging assembly 100 according to the first embodiment of the present invention, thefirst solder balls substrate 1. Thesefirst solder balls substrate 1, because gas is not released from thesubstrate 1, voids are not generated in theunderfill resin 7. Moreover, since thesubstrate 1 and thesemiconductor chip 6 are connected at a low temperature of 150° C., the heat contraction of thesubstrate 1,semiconductor chip 6, andresin 7 can be minimized. At the same time, coplanarity and reliability of thesubstrate 1 may be improved. Furthermore, since strong thermal stress is not added to thesecond solder balls k film 12 disposed on thebonding pads protective film 13 containing organic resins is disposed on the surface of the low-k film 12. Therefore, the low-k film 12 will not exfoliated. - Furthermore, when lead-free solder materials are used for the first and
second solder balls packaging assembly 100 corresponding to the environmental problem may be accomplished. - (FIRST ASSEMBLING METHOD OF THE FIRST EMBODIMENT)
- Next, as shown in FIGS.2 to 10, a first assembling method of the
packaging assembly 100 according to the first embodiment of the present invention is described. Here, it is obvious that the assembling method of thepackaging assembly 100 described below is one example, and thepackaging assembly 100 is feasible by other various assembly methods including modifications of the present embodiment. - (a) First, the semiconductor chip having circuit elements, insulating films, and metallic interconnections on the third surface (omitted in FIG.2) are prepared. Then, as shown in FIG. 2, a multi-level structure of low-
k films metal wires k films bonding pad 5 a is formed. Next, aprotective film 13 made from a Sio2 film, a PSG film, a BPSG film, a Si3N4 film, a polyimide film, or the like is formed around thebonding pads 5 a. Subsequently, theprotection film 13 is partially provided with anopening 13A such that the bonding pad 5 is exposed. - (b) Next, as shown in FIG. 3 the titanium (Ti) film4A, nickel (Ni)
film 14B on theTi film 14A, and thePd film 14C on theNi film 14B are formed gradually by use of a sputtering equipment or an electron beam evaporation apparatus, abarrier metal film 14 is formed. Then, a photo resist film (not shown in FIG. 3) is applied onto thebarrier metal 14, and a gap is formed between the photo resistfilms conductive material 17 is selectively buried in the groove between the photo resistfilms - (c) Next, as shown in FIG. 5, the photo resist
films Pd film 14C,Ni film 14B, andTi film 14A are removed by use of theconductive material 14 as an etching mask. As for the removal of thePd film 14C andNi film 14B, an etching solution of aqua regia may be used. As for the removal of theTi film 14A, an etching solution of ethylene diamine tetra-acetic acid may be used. Next, flux is applied around theconductive material 17, and theconductive material 17 is heated around 200° C.˜220° C. for 30 minutes during a reflowing process. Then, as shown in FIG. 6, thesecond solder ball 4 a is formed. After that, some electric testing may be performed to thesemiconductor chip 6. - (d) Next, as shown in FIG. 7, the
substrate 1 which is made from epoxy resin with a thickness of 30 μm˜60 μm is prepared. As for thesubstrate 1, phenolic resin, polyester resin, epoxy resin, polyimide resin, fluoroplastic, and the like may be used instead of epoxy resin. Awiring layer 15 made from copper or the like is formed on the second surface of thesubstrate 1. On the first surface, the chip-site land 2 a is formed and theprotective film 18 made from SiO2 film, PSG film or the like is laminated on the chip-site land 2 a. Then, theprotection film 18 is partially provided with anopening 18A such that the chip-site land 2 a is exposed, thus forming thefirst solder ball 3 a. - (e) Next, as shown in FIG. 8,
underfill resin 7 having property of flux is applied on the second surface of thesubstrate 1 so as to surround the chip-site lands first solder balls underfill resin 7 to decrease the thermal expansion coefficient and to improve reliability. Then, as shown in FIG. 9, thesecond solderballs first solder balls substrate 1 and thesemiconductor chip 7 are introduced to a furnace or the like and reflow is performed for 1˜15 seconds at about 150° C., pressurizing toward a substrate from upside of thesemiconductor chip 6. As a result, since theunderfill resin 7 is activated, oxides and impurities of thefirst solder balls underfill resin 7. Next, thefirst solder balls second solder balls underfill resin 7, thesubstrate 1 and thesemiconductor chip 6 are introduced to the oven and dried. - As described above, the
packaging assembly 100 as shown in FIG. 1 can be assembled. According to thepackaging assembly 100 of the first embodiment of the present invention, thefirst solder balls site lands second solder balls substrate 1, gas will not be released from thesubstrate 1, and voids are not generated in theunderfill resin 7. Moreover, since thesubstrate 1 and thesemiconductor chip 6 are connected at a low temperature, the heat contraction of thesubstrate 1,semiconductor chip 6, andresin 7 can be minimized. At the same time, coplanarity and reliability of thesubstrate 1 may be improved. Furthermore, since strong thermal stress is not incurred to thesecond solder balls k film 12 disposed on thebonding pads protective film 13 containing organic resin is disposed on the surface of the low-k film 12. Therefore, the low-k film 12 is not exfoliated. - (SECOND ASEMBLING METHOD OF THE FIRST EMBODIMENT)
- Next, as shown in FIGS. 11 and 12, a second assembling method of the
packaging assembly 100 according to the first embodiment of the present invention is described. Here, since a sequence of the procedure of the second assembling method before forming thesecond solder balls semiconductor chip 6 orfirst solder balls substrate 1 is substantially the same shown in FIGS. 2˜8, detailed explanation is omitted. - First, an assembling
stage 20A and anassembling tool 20B are heated to around 150° C. Then, the second surface of thesubstrate 1 havingfirst solder balls stage 20A by use of a vacuum wand and the like. A fourth surface of thesemiconductor chip 6 havingsecond solder balls assembling tool 20B by use of the vacuum wand and the like. Next, as shown in FIG. 11, thesecond solder balls first solder balls stage 20A is pressurized by the assemblingtool 20B. Thefirst solder balls second solder ball stage 20A and theassembling tool 20B are cooled, theunderfill resin 7 is cooled and hardened. - (MODIFICATION OF THE FIRST EMBODIMENT)
- As shown in FIG. 13, a
packaging assembly 101 according to a modification of the first embodiment of the resent invention differs from thepackaging assembly 100 shown in FIG. 1 in that thepackaging assembly 101 further includes a plurality of second chip-site lands 22 a, 22 b, 22 c, and 22 d, a plurality ofthird solder balls fourth solder balls third solder balls second semiconductor chip 26 connected to thefourth solder balls semiconductor chip 26, a second low-k film 32 is disposed. A plurality ofsecond bonding pads k film 32. A secondprotective film 33 containing organic resin is formed on the surface of the second low-k film 32. Although, it is omitted in FIG. 13, a second circuit element are merged in the third surface or thesecond semiconductor chip 26, and second multilevel-interconnection having insulating films and metallic interconnections are disposed on the third surface of thesemiconductor chip 26 as shown in FIG. 1A. - Detailed explanation is omitted regarding the second chip-site lands22 a, 22 b, 22 c, and 22 d, the
third solder balls fourth solder balls k film 32, the second chip-sideinternal connection pad protective film 33, which have the same organization as the chip-site lands first solder balls second solder balls k film 12, the chip-sideinternal connection pad protective film 33, respectively. - (ASSEMBLING METHOD OF THE MODIFICATION)
- Next, as shown in FIGS.13 to 15, an assembling method of the
packaging assembly 101 according to the modification of first embodiment of the present invention is described. - (a) First, the
substrate 1 which is made from epoxy resin with a thickness of 30 μm˜60 μm is prepared. Awiring layer 15 made from copper is formed on the second surface of thesubstrate 1. On the first surface, the chip-site lands protective film 18 made from SiO2 film, PSG film or the like is laminated on the chip-site lands protection film 18 is partially removed such that the chip-site lands first solderballs site lands third solder balls substrate 1 is disposed on the assemblingstage 20A which is heated around 150° C. - (b) Next,
underfill resin 7A serves as flux is applied on the second surface of thesubstrate 1 so as to surround the chip-site lands first solder balls third solder balls resins stage 20A. As a result, oxides and impurities included on the surface offirst solder balls third solder balls underfill resins first solder balls underfill resin 7A. The surface of thethird solder balls underfill resin 7B. - (c) Next, as shown in FIG. 14, the
second solder balls first solder balls semiconductor chip 6 toward thesubstrate 1. Then, thefirst solder balls stage 20A and adhered to the around ofsecond solder balls fourth solder balls third solder balls second semiconductor chip 26 toward thesubstrate 1. Then, thethird solder balls stage 20A and adhered to the around offourth solder balls stage 20A and theassembling tool 20B are cooled, and theunderfill resin 7 is cooled and hardened. - As described above, the
packaging assembly 101 as shown in FIG. 13 can be manufactured. According to thepackaging assembly 101 of the first embodiment of the present invention, thefirst solder balls site lands stage 20A of about 150° C. to be connected temporarily to thesecond solder balls second semiconductor chip 26 is mounted next tosemiconductor chip 6, it can prevent the position ofsemiconductor chips underfill resins packaging assembly 101 shown in FIG. 13 can be mounted at a low temperature of 150° C., gas is not released from thesubstrate 1, and voids are not generated in theunderfill resin 7 even if an organic synthetic resin is used for a material of thesubstrate 1. Furthermore, since heat expansion of thesubstrate 1 andsemiconductor chips underfill resin 7 can be suppressed at lower level, strong thermal stresses are not be incurred tobonding pads second bonding pads k film 12 and second low-k film 32 which are disposed close to thebonding pads second bonding pads - (SECOND EMBODIMENT)
- The
packaging assembly 102 according to a first embodiment of the present invention encompasses, as shown in FIG. 16, a plurality ofinternal solder joints site lands bonding pads substrate 1, a plurality ofexternal lands external solder balls external lands packaging assembly 100 shown in FIG. 1, detailed explanations are omitted. - The
internal solder joints first solder balls second solder balls internal solder joints first solder balls second solder balls internal solder joints - As for the
external lands - Alternatively, other electrodes can be provided through a plurality of signal lines such as gate wires connected to a plurality of polysilicon gate electrodes. Instead of gate electrodes made from polysilicon, it is possible to use gate electrodes made from a metal having a higher melting temperature including W, Ti, and Mo, silicides thereof (WSi2, TiSi2 and MoSi2), polycide using these silicides, or the like. Furthermore, it is also possible to mount a motherboard or the like on the
external lands - As for the
external solder balls first solder balls external solder balls - (ASSEMBLING METHOD OF THE SECOND EMBODIMENT)
- Next, as shown in FIGS. 17 and 18, an assembling method of the
packaging assembly 102 according to the second embodiment of the present invention is described. Here, since the second assembling method before formingsecond solder balls semiconductor chip 6 orfirst solder balls substrate 1 is substantially the same shown in FIGS. 2˜8, detailed explanation is omitted. - A photo resist film (not shown) is coated on the wiring layer15 (shown in FIG. 1) delineated on the second surface by use of photolithography technology. The
wiring layer 15 is partially delineated with the photo resist film as an etching mask, andexternal lands external lands external solder balls external lands first solder balls second solder balls first solder balls second solder balls internal solder joints internal solder joints first solder balls second solder balls internal solder joints first solder balls second solder balls - As described above, the
packaging assembly 102 shown n FIG. 16 can be manufactured. According to thepackaging assembly 102 of the second embodiment of the present invention, thefirst solder balls second solder balls substrate 1, gas is not released from thesubstrate 1, and voids are not generated in theunderfill resin 7. Moreover, since thesubstrate 1 and thesemiconductor chip 6 are connected at a low temperature, thermal stresses applied to the low-k film 12 disposed on thebonding pads internal solder joints first level assembly 102 can be improved. Accordingly,internal solder joints - (MODIFICATION OF THE SECOND EMBODIMENT)
- The
packaging assembly 103 according to a second embodiment of the present invention encompasses, as shown in FIG. 19, a plurality of secondinternal solder joints second bonding pads external lands external solder ball external lands packaging assembly 101 shown in FIG. 13, explanations are omitted. - The second
internal solder joints third solder balls fourth solder balls internal solder joints third solder balls fourth solder balls internal solder joints - (ASSEMBLING METHOD)
- Next, as shown in FIGS. 19 and 20, an assembling method of the
packaging assembly 103 according to the modification of the second embodiment of the present invention is described. - A photo resist film (not shown) is delineated on the
wiring layer 15 formed on the second surface by use of photolithography technology. Thewiring layer 15 is stripped with the photo resist film as an etching mask,external lands external lands connection solder balls external lands third solder balls d fourth solder balls third solder balls fourth solder balls internal solder joints internal solder joints - As described above, the
packaging assembly 103 as shown in FIG. 19 can be assembled. According to thepackaging assembly 103 of the modification of second embodiment of the present invention,third solder balls fourth solder balls first solder balls second solder balls second semiconductor chip 26 is mounted next to thefirst semiconductor chip 6, shifting of the position ofchips underfill resin 7 can be prevented. Moreover, two or more semiconductor chips can be mounted adjacently. Since thepackaging assembly 103 shown in FIG. 19 can be mounted at a low temperature of 150° C., gas is not released from thesubstrate 1, and not generated in theunderfill resin 7 even if an organic synthetic resin is used for a material of thesubstrate 1. Furthermore, since heat expansion of thesubstrate 1 andsemiconductor chips underfill resin 7 can be suppressed at lower level, strong thermal stresses are not be incurred tobonding pads second bonding pads k film 12 and second low-k film 32 which are disposed close to thebonding pads second bonding pads internal solder joints internal solder joints first level assembly 102 can be improved. Accordingly, first and secondinternal solder joints - (OTHER EMBODIMENTS)
- Various modifications will become possible for those skilled in the art upon receiving the teachings of the present disclosure without departing from the scope thereof.
- As for the
packaging assembly solder balls 3 a˜3 d, 4 a˜4 d, 23 a˜23 d, 24 a˜24 d can be partially changed. When thesolder balls 3 a˜3 d, 4 a˜4 d, 23 a˜23 d, 24 a˜24 d are heated by performing reflowing, thesemiconductor chips substrate 1 are elongated respectively. The thermal stresses caused by heat expansion (elongation) occurring at the central parts of thesemiconductor chips substrate 1 are weak. However, thermal stresses occurring at the edges of thesemiconductor chips substrate 1 are strong. Therefore, lead-free solders having higher melting temperature can be applied to thesecond solder joints second solder joints semiconductor chip 6, particularly, the breakage of the low-k film 12 disposed directly on thesecond solder joints
Claims (22)
1. A packaging assembly comprising:
a substrate defined by a first surface and a second surface opposing to the first surface;
a plurality of chip-site lands disposed on the first surface;
a plurality of first solder balls connected to the chip-site lands;
a plurality of second solder balls connected to the first solder balls including solder materials having higher melting temperatures than the first solder balls;
a semiconductor chip having a plurality of bonding pads connected to the second solder balls on a surface of the semiconductor chip; and
an underfill resin disposed around the first and second solder balls.
2. The packaging assembly of claim 1 , wherein the first solder balls include at least one material selected from the group consisting of Sn—Bi, Sn—Bi—Ag, Sn—Zn, Sn—Zn—Bi, Sn—Bi—In, Bi—In, Sn—In, Bi—Pd, In—Ag, and Sn—Pb.
3. The packaging assembly of claim l,wherein the second solder balls include at least one material selected from the group consisting of Sn—Ag, An—Ag—Cu, Sn—Pb, and Sn—Zn.
4. The packaging assembly of claim 1 , wherein a protective film containing an organic synthetic resin is disposed on the surface of the semiconductor chip.
5. The packaging assembly of claim 1 , wherein a low dielectric constant film is stacked on the surface of the semiconductor chip.
6. The packaging assembly of claim 5 , wherein an effective dielectric constant of the low dielectric constant film is equal to or less than 3.5.
7. The packaging assembly of claim 1 , further comprising:
a circuit element merged in the semiconductor chip; and
a multilevel-interconnection disposed on the surface of the semiconductor chip having:
a plurality of insulating films; and
a plurality of metallic interconnections alternatively stacked with the insulating film, wherein the coherence strength of the stacked structure to the semiconductor chip is equal to or less than 15 J/m2.
8. The packaging assembly of claim 7 , wherein the insulating films are made from low dielectric constant films.
9. The packaging assembly of claim 1 , further comprising:
a plurality of second chip-site lands disposed on the first surface;
a plurality of third solder balls connected to the second chip-site lands;
a plurality of fourth solder balls connected to the third solder balls including solder materials having higher melting temperatures than the third solder balls;
a second semiconductor chip having a plurality of a second bonding pads connected to the fourth solder balls on a surface of the second semiconductor chip; and
an underfill resin disposed around the third and fourth solder balls.
10. The packaging assembly of claim 9 , wherein the third solder balls include at least one material selected from a group consisting of Sn—Bi, Sn—Bi—Ag, Sn—Zn, Sn—Zn—Bi, Sn—Bi—In, Bi—In, Sn—In, Bi—Pd, In—Ag, and Sn—Pb.
11. The packaging assembly of claim 9 ,wherein the fourth solder balls include at least one material selected from a group consisting of Sn—Ag, An—Ag—Cu, Sn—Pb, and Sn—Zn.
12. The packaging assembly of claim 9 , wherein a low dielectric constant film is stacked on the surface of the second semiconductor chip.
13. The packaging assembly of claim 12 , wherein an effective dielectric constant of the low dielectric constant film is equal to or less than 3.5.
14. The packaging assembly of claim 9 , further comprising:
a second circuit element merged in the second semiconductor chip; and
a second multilevel-interconnection disposed on the second semiconductor chip having:
a plurality of insulating films; and
a plurality of metallic interconnections alternatively stacked with the insulating film, wherein the coherence strength of the second multilevel-interconnection to the second semiconductor chip is equal to or less than 15 J/m2.
15. The packaging assembly of claim 14 , wherein the insulating films are made from low dielectric constant films.
16. A method of assembling a packaging assembly comprising:
preparing a substrate having a plurality of chip-site lands disposed on the first surface of a substrate;
disposing a plurality of first solder balls on the chip-site lands;
applying an under fill resin around the chip-site lands and the first solder balls;
disposing a plurality of second solder balls on corresponding bonding pads disposed on a semiconductor chip;
aligning the first solder balls with corresponding second solder balls;
connecting the first and second solder balls by melting the first solder balls; and
hardening the underfill resin.
17. The method of claim 16 , wherein the connecting the first and second solder balls includes disposing the substrate on an assembling stage before melting the first solder balls.
18. The method of claim 16 , wherein the preparing the substrate prepares the substrate having the chip-site lands and a plurality of second chip-site lands, the method further comprising:
disposing a plurality of third solder balls on the second chip-site lands;
applying a second underfill resin around the second chip-site lands ant the third solder balls;
disposing a plurality of fourth solder balls on corresponding bonding pads disposed on a second semiconductor chip;
aligning the third solder balls with corresponding fourth solder balls; and
hardening the second underfill resin.
19. The method of claim 16 , further comprising:
disposing a plurality of external solder balls on corresponding external lands disposed on the second surface of the substrate after hardening the underfill resin; and
forming a plurality of internal solder joints from first and second solder balls by melting.
20. The method of claim 19 , wherein the internal solder joints are formed at least one material selected from the group consisting of Sn—Bi, Sn—Bi—Ag, Sn—Zn, Sn—Zn—Bi, Sn—Bi—In, Bi—In, Sn—In, Bi—Pd, In—Ag, Sn—Ag, Sn—Ag—Cu, Sn—Pb, and Sn—Zn.
21. The method of claim 16 , further comprising stacking a low dielectric constant film on the surface of the semiconductor chip, before disposing the second solder balls.
22. The method of claim 21 , further comprising applying a protective film containing an organic synthetic resin on the surface of the semiconductor chip, after stacking the low dielectric constant film and before disposing the second solder balls.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/902,055 US7214561B2 (en) | 2003-06-16 | 2004-07-30 | Packaging assembly and method of assembling the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPP2003-170905 | 2003-06-16 | ||
JP2003170905A JP2005011838A (en) | 2003-06-16 | 2003-06-16 | Semiconductor device and its assembling method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/902,055 Division US7214561B2 (en) | 2003-06-16 | 2004-07-30 | Packaging assembly and method of assembling the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040253803A1 true US20040253803A1 (en) | 2004-12-16 |
Family
ID=33509134
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/693,083 Abandoned US20040253803A1 (en) | 2003-06-16 | 2003-10-27 | Packaging assembly and method of assembling the same |
US10/902,055 Expired - Lifetime US7214561B2 (en) | 2003-06-16 | 2004-07-30 | Packaging assembly and method of assembling the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/902,055 Expired - Lifetime US7214561B2 (en) | 2003-06-16 | 2004-07-30 | Packaging assembly and method of assembling the same |
Country Status (4)
Country | Link |
---|---|
US (2) | US20040253803A1 (en) |
JP (1) | JP2005011838A (en) |
KR (1) | KR100605435B1 (en) |
CN (1) | CN1331218C (en) |
Cited By (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050212133A1 (en) * | 2004-03-29 | 2005-09-29 | Barnak John P | Under bump metallization layer to enable use of high tin content solder bumps |
US20060012038A1 (en) * | 2004-07-08 | 2006-01-19 | Nec Electronics Corporation | Semiconductor device, semiconductor device module and method of manufacturing the semiconductor device |
US20060071340A1 (en) * | 2004-09-30 | 2006-04-06 | Ting Zhong | Methods to deposit metal alloy barrier layers |
US20060170811A1 (en) * | 2005-01-28 | 2006-08-03 | Samsung Electro-Mechanics Co., Ltd. | Camera module with minimized defects caused by dirt particles on optical filter |
US20070152328A1 (en) * | 2005-12-29 | 2007-07-05 | Susheel Jadhav | Fluxless chip attached processes and devices |
US20070182021A1 (en) * | 2006-01-11 | 2007-08-09 | Infineon Technologies Ag | Semiconductor component comprising flip chip contacts and method for producing the same |
US20070246821A1 (en) * | 2006-04-20 | 2007-10-25 | Lu Szu W | Utra-thin substrate package technology |
US20080003804A1 (en) * | 2006-06-29 | 2008-01-03 | Ravi Nalla | Method of providing solder bumps of mixed sizes on a substrate using solder transfer in two stages |
US20080023850A1 (en) * | 2006-07-26 | 2008-01-31 | Szu Wei Lu | Silicon-based thin substrate and packaging schemes |
US20080042279A1 (en) * | 2006-08-21 | 2008-02-21 | Samsung Electronics Co., Ltd. | Mounting structure of semiconductor device having flux and under fill resin layer and method of mounting semiconductor device |
US20080157910A1 (en) * | 2006-12-29 | 2008-07-03 | Park Chang-Min | Amorphous soft magnetic layer for on-die inductively coupled wires |
US20090116205A1 (en) * | 2007-11-01 | 2009-05-07 | Panasonic Corporation | Mounted structure |
US20090137082A1 (en) * | 2007-11-28 | 2009-05-28 | Nec Electronics Corporation | Manufacturing method for electronic devices |
US20090146301A1 (en) * | 2007-12-11 | 2009-06-11 | Panasonic Corporation | Semiconductor device and method of manufacturing the same |
US20100044091A1 (en) * | 2006-12-18 | 2010-02-25 | Panasonic Corporation | Electrode structure and method for forming bump |
US20100102433A1 (en) * | 2004-01-29 | 2010-04-29 | Micron Technology, Inc. | Apparatus for use in semiconductor wafer processing for laterally displacing individual semiconductor devices away from one another |
US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US7732899B1 (en) | 2005-12-02 | 2010-06-08 | Amkor Technology, Inc. | Etch singulated semiconductor package |
US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
US20110012262A1 (en) * | 2009-06-30 | 2011-01-20 | Toshiaki Morita | Semiconductor device and method of manufacturing the same |
US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7928542B2 (en) | 2001-03-27 | 2011-04-19 | Amkor Technology, Inc. | Lead frame for semiconductor package |
US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
DE102010030759A1 (en) * | 2010-06-30 | 2012-01-05 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Semiconductor device with metallization stack with very small ε (ULK) with reduced interaction between chip and housing |
US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
US8304866B1 (en) | 2007-07-10 | 2012-11-06 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
US8318287B1 (en) | 1998-06-24 | 2012-11-27 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US20130105969A1 (en) * | 2011-10-27 | 2013-05-02 | International Business Machines Corporation | Solder bonding process forming a semiconductor chip in multiple stages on a 3-dimensional stacked assembly |
US8441110B1 (en) | 2006-06-21 | 2013-05-14 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
CN103681565A (en) * | 2012-09-21 | 2014-03-26 | 日月光半导体制造股份有限公司 | Semiconductor package substrates having pillars and related methods |
US20140084439A1 (en) * | 2012-09-21 | 2014-03-27 | Fujitsu Semiconductor Limited | Semiconductor device, electronic device and method for fabricating the semiconductor device |
US20140097542A1 (en) * | 2012-10-10 | 2014-04-10 | Silergy Semiconductor Technology (Hangzhou) Ltd | Flip packaging device |
US9184118B2 (en) | 2013-05-02 | 2015-11-10 | Amkor Technology Inc. | Micro lead frame structure having reinforcing portions and method |
US9184148B2 (en) | 2013-10-24 | 2015-11-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
US20150347806A1 (en) * | 2014-05-28 | 2015-12-03 | Chipmos Technologies Inc. | Chip package structure and method for manufacturing chip package structure |
US9349663B2 (en) * | 2012-06-29 | 2016-05-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package-on-package structure having polymer-based material for warpage control |
US20160276387A1 (en) * | 2013-09-05 | 2016-09-22 | Koninklijke Philips N.V. | Radiation detector element |
US9631481B1 (en) | 2011-01-27 | 2017-04-25 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US20180324955A1 (en) * | 2015-12-23 | 2018-11-08 | Intel Corporation | No-flow adhesive for second and third level interconnects |
US20190067228A1 (en) * | 2017-08-22 | 2019-02-28 | Samsung Electronics Co., Ltd. | Semiconductor device |
US10811341B2 (en) | 2009-01-05 | 2020-10-20 | Amkor Technology Singapore Holding Pte Ltd. | Semiconductor device with through-mold via |
US11114337B2 (en) * | 2018-12-19 | 2021-09-07 | Imec Vzw | Method for bonding and interconnecting semiconductor chips |
US11121089B2 (en) | 2018-11-30 | 2021-09-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI237370B (en) * | 2004-07-30 | 2005-08-01 | Advanced Semiconductor Eng | Chip package structure and process for fabricating the same |
US20060043603A1 (en) * | 2004-08-31 | 2006-03-02 | Lsi Logic Corporation | Low temperature PB-free processing for semiconductor devices |
US7491582B2 (en) * | 2004-08-31 | 2009-02-17 | Seiko Epson Corporation | Method for manufacturing semiconductor device and semiconductor device |
JP2006196728A (en) * | 2005-01-14 | 2006-07-27 | Seiko Epson Corp | Electronic component, electro-optical device and electronic apparatus |
US7413110B2 (en) * | 2005-02-16 | 2008-08-19 | Motorola, Inc. | Method for reducing stress between substrates of differing materials |
US7759794B2 (en) | 2005-03-14 | 2010-07-20 | Sumitomo Bakelite Company, Ltd. | Semiconductor device |
US7215030B2 (en) * | 2005-06-27 | 2007-05-08 | Advanced Micro Devices, Inc. | Lead-free semiconductor package |
DE102005030946B4 (en) * | 2005-06-30 | 2007-09-27 | Infineon Technologies Ag | Semiconductor device with wiring substrate and solder balls as a connecting element and method for producing the semiconductor device |
US7385282B2 (en) * | 2005-10-19 | 2008-06-10 | Chipmos Technologies Inc. | Stacked-type chip package structure |
JP4890835B2 (en) * | 2005-10-28 | 2012-03-07 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US7821133B2 (en) * | 2005-10-28 | 2010-10-26 | International Rectifier Corporation | Contact pad structure for flip chip semiconductor die |
JP4971769B2 (en) * | 2005-12-22 | 2012-07-11 | 新光電気工業株式会社 | Flip chip mounting structure and manufacturing method of flip chip mounting structure |
KR100790978B1 (en) * | 2006-01-24 | 2008-01-02 | 삼성전자주식회사 | A joining method at low temperature, anda mounting method of semiconductor package using the joining method |
JP2007208080A (en) * | 2006-02-02 | 2007-08-16 | Fujitsu Ltd | Wiring board, projected solder forming method, and semiconductor device manufacturing method |
US7748116B2 (en) * | 2007-04-05 | 2010-07-06 | John Trezza | Mobile binding in an electronic connection |
US7850060B2 (en) * | 2007-04-05 | 2010-12-14 | John Trezza | Heat cycle-able connection |
KR101479511B1 (en) * | 2008-05-26 | 2015-01-07 | 삼성전자주식회사 | semiconductor package and method for manufacturing the semiconductor package |
KR100969441B1 (en) * | 2008-06-05 | 2010-07-14 | 삼성전기주식회사 | A printed circuit board comprising a semiconductor chip and a method for manufacturing the same |
JP5265438B2 (en) * | 2009-04-01 | 2013-08-14 | 新光電気工業株式会社 | Semiconductor device |
JP5310252B2 (en) * | 2009-05-19 | 2013-10-09 | パナソニック株式会社 | Electronic component mounting method and electronic component mounting structure |
JP2012104782A (en) * | 2010-11-15 | 2012-05-31 | Elpida Memory Inc | Method and apparatus for manufacturing semiconductor device |
JP2012174332A (en) * | 2011-02-17 | 2012-09-10 | Fujitsu Ltd | Conductive jointing material, method of jointing conductor, and method of manufacturing semiconductor |
CN102833950A (en) * | 2012-09-12 | 2012-12-19 | 中国电子科技集团公司第二十四研究所 | Substrate manufacture method for improving heat conduction and current passing capability |
EP3975272A1 (en) * | 2014-05-29 | 2022-03-30 | Suzhou Lekin Semiconductor Co., Ltd. | Light emitting device package |
KR102192195B1 (en) * | 2014-07-28 | 2020-12-17 | 삼성전자주식회사 | Semiconductor device having solder joint and method of forming the same |
DE102019118480B4 (en) * | 2018-11-30 | 2022-06-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | INTEGRATED CIRCUIT PACKAGE AND METHOD |
CN110718524B (en) * | 2019-08-30 | 2024-03-15 | 华为技术有限公司 | Electronic component and electronic device |
DE102020117678B3 (en) * | 2020-07-03 | 2021-08-12 | Infineon Technologies Ag | SEMI-CONDUCTOR DEVICE WITH HETEROGENIC SOLDER JOINT AND METHOD OF MANUFACTURING IT |
CN115332223A (en) * | 2022-10-14 | 2022-11-11 | 北京华封集芯电子有限公司 | 3D packaging structure and manufacturing method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4783722A (en) * | 1985-07-16 | 1988-11-08 | Nippon Telegraph And Telephone Corporation | Interboard connection terminal and method of manufacturing the same |
US5196371A (en) * | 1989-12-18 | 1993-03-23 | Epoxy Technology, Inc. | Flip chip bonding method using electrically conductive polymer bumps |
US6426545B1 (en) * | 2000-02-10 | 2002-07-30 | Epic Technologies, Inc. | Integrated circuit structures and methods employing a low modulus high elongation photodielectric |
US20030186072A1 (en) * | 2000-06-12 | 2003-10-02 | Tasao Soga | Electron device and semiconductor device |
US20040007384A1 (en) * | 2002-03-08 | 2004-01-15 | Hitachi, Ltd. | Electronic device |
US20040155358A1 (en) * | 2003-02-07 | 2004-08-12 | Toshitsune Iijima | First and second level packaging assemblies and method of assembling package |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0864717A (en) | 1994-08-24 | 1996-03-08 | Matsushita Electric Ind Co Ltd | Circuit component mounting method |
JP3356649B2 (en) | 1997-04-21 | 2002-12-16 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JPH10321755A (en) | 1997-05-21 | 1998-12-04 | Oki Electric Ind Co Ltd | Semiconductor-device packaging structure and its manufacture |
US6130472A (en) | 1998-07-24 | 2000-10-10 | International Business Machines Corporation | Moisture and ion barrier for protection of devices and interconnect structures |
JP3475147B2 (en) | 2000-04-17 | 2003-12-08 | 株式会社タムラ製作所 | Solder connection |
JP4366838B2 (en) | 2000-06-29 | 2009-11-18 | 富士通株式会社 | Method for manufacturing electronic circuit module |
JP2002289768A (en) * | 2000-07-17 | 2002-10-04 | Rohm Co Ltd | Semiconductor device and its manufacturing method |
WO2002044241A1 (en) | 2000-11-28 | 2002-06-06 | Harima Chemicals, Inc. | Liquid epoxy resin composition for encapsulating material |
JP2002241469A (en) | 2001-02-14 | 2002-08-28 | Nitto Denko Corp | Thermosetting resin composition and semiconductor device |
-
2003
- 2003-06-16 JP JP2003170905A patent/JP2005011838A/en not_active Abandoned
- 2003-10-27 US US10/693,083 patent/US20040253803A1/en not_active Abandoned
-
2004
- 2004-06-15 KR KR1020040043960A patent/KR100605435B1/en not_active IP Right Cessation
- 2004-06-16 CN CNB2004100481578A patent/CN1331218C/en not_active Expired - Fee Related
- 2004-07-30 US US10/902,055 patent/US7214561B2/en not_active Expired - Lifetime
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4783722A (en) * | 1985-07-16 | 1988-11-08 | Nippon Telegraph And Telephone Corporation | Interboard connection terminal and method of manufacturing the same |
US4897918A (en) * | 1985-07-16 | 1990-02-06 | Nippon Telegraph And Telephone | Method of manufacturing an interboard connection terminal |
US5196371A (en) * | 1989-12-18 | 1993-03-23 | Epoxy Technology, Inc. | Flip chip bonding method using electrically conductive polymer bumps |
US6426545B1 (en) * | 2000-02-10 | 2002-07-30 | Epic Technologies, Inc. | Integrated circuit structures and methods employing a low modulus high elongation photodielectric |
US20030186072A1 (en) * | 2000-06-12 | 2003-10-02 | Tasao Soga | Electron device and semiconductor device |
US6774490B2 (en) * | 2000-06-12 | 2004-08-10 | Hitachi, Ltd. | Electronic device |
US20040007384A1 (en) * | 2002-03-08 | 2004-01-15 | Hitachi, Ltd. | Electronic device |
US20040155358A1 (en) * | 2003-02-07 | 2004-08-12 | Toshitsune Iijima | First and second level packaging assemblies and method of assembling package |
Cited By (114)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8318287B1 (en) | 1998-06-24 | 2012-11-27 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US9224676B1 (en) | 1998-06-24 | 2015-12-29 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US8853836B1 (en) | 1998-06-24 | 2014-10-07 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US8963301B1 (en) | 1998-06-24 | 2015-02-24 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US8102037B2 (en) | 2001-03-27 | 2012-01-24 | Amkor Technology, Inc. | Leadframe for semiconductor package |
US7928542B2 (en) | 2001-03-27 | 2011-04-19 | Amkor Technology, Inc. | Lead frame for semiconductor package |
US20100102433A1 (en) * | 2004-01-29 | 2010-04-29 | Micron Technology, Inc. | Apparatus for use in semiconductor wafer processing for laterally displacing individual semiconductor devices away from one another |
US20050250323A1 (en) * | 2004-03-29 | 2005-11-10 | Barnak John P | Under bump metallization layer to enable use of high tin content solder bumps |
US7064446B2 (en) * | 2004-03-29 | 2006-06-20 | Intel Corporation | Under bump metallization layer to enable use of high tin content solder bumps |
US20050212133A1 (en) * | 2004-03-29 | 2005-09-29 | Barnak John P | Under bump metallization layer to enable use of high tin content solder bumps |
US20060012038A1 (en) * | 2004-07-08 | 2006-01-19 | Nec Electronics Corporation | Semiconductor device, semiconductor device module and method of manufacturing the semiconductor device |
US7692297B2 (en) * | 2004-07-08 | 2010-04-06 | Nec Electronics Corporation | Semiconductor device, semiconductor device module and method of manufacturing the semiconductor device |
US20060071340A1 (en) * | 2004-09-30 | 2006-04-06 | Ting Zhong | Methods to deposit metal alloy barrier layers |
US7223695B2 (en) | 2004-09-30 | 2007-05-29 | Intel Corporation | Methods to deposit metal alloy barrier layers |
US20060170811A1 (en) * | 2005-01-28 | 2006-08-03 | Samsung Electro-Mechanics Co., Ltd. | Camera module with minimized defects caused by dirt particles on optical filter |
US7732899B1 (en) | 2005-12-02 | 2010-06-08 | Amkor Technology, Inc. | Etch singulated semiconductor package |
US7534715B2 (en) * | 2005-12-29 | 2009-05-19 | Intel Corporation | Methods including fluxless chip attach processes |
US20070152328A1 (en) * | 2005-12-29 | 2007-07-05 | Susheel Jadhav | Fluxless chip attached processes and devices |
US7462940B2 (en) * | 2006-01-11 | 2008-12-09 | Infineon Technologies Ag | Semiconductor component comprising flip chip contacts with polymer cores and method of producing the same |
US20070182021A1 (en) * | 2006-01-11 | 2007-08-09 | Infineon Technologies Ag | Semiconductor component comprising flip chip contacts and method for producing the same |
US20070246821A1 (en) * | 2006-04-20 | 2007-10-25 | Lu Szu W | Utra-thin substrate package technology |
US8441110B1 (en) | 2006-06-21 | 2013-05-14 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
US20080003804A1 (en) * | 2006-06-29 | 2008-01-03 | Ravi Nalla | Method of providing solder bumps of mixed sizes on a substrate using solder transfer in two stages |
US8704383B2 (en) * | 2006-07-26 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-based thin substrate and packaging schemes |
US8174129B2 (en) | 2006-07-26 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon-based thin substrate and packaging schemes |
US7804177B2 (en) * | 2006-07-26 | 2010-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-based thin substrate and packaging schemes |
US20120199974A1 (en) * | 2006-07-26 | 2012-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-Based Thin Substrate and Packaging Schemes |
US20100301477A1 (en) * | 2006-07-26 | 2010-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-Based Thin Substrate and Packaging Schemes |
US20080023850A1 (en) * | 2006-07-26 | 2008-01-31 | Szu Wei Lu | Silicon-based thin substrate and packaging schemes |
US20080042279A1 (en) * | 2006-08-21 | 2008-02-21 | Samsung Electronics Co., Ltd. | Mounting structure of semiconductor device having flux and under fill resin layer and method of mounting semiconductor device |
US20100044091A1 (en) * | 2006-12-18 | 2010-02-25 | Panasonic Corporation | Electrode structure and method for forming bump |
US8887383B2 (en) | 2006-12-18 | 2014-11-18 | Panasonic Corporation | Electrode structure and method for forming bump |
US20080157910A1 (en) * | 2006-12-29 | 2008-07-03 | Park Chang-Min | Amorphous soft magnetic layer for on-die inductively coupled wires |
US8304866B1 (en) | 2007-07-10 | 2012-11-06 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
US8319338B1 (en) | 2007-10-01 | 2012-11-27 | Amkor Technology, Inc. | Thin stacked interposer package |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
US8410377B2 (en) | 2007-11-01 | 2013-04-02 | Panasonic Corporation | Mounted structure |
US20090116205A1 (en) * | 2007-11-01 | 2009-05-07 | Panasonic Corporation | Mounted structure |
US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
US20100291732A1 (en) * | 2007-11-28 | 2010-11-18 | Nec Electronics Corporation | Manufacturing method for electronic devices |
US7977158B2 (en) | 2007-11-28 | 2011-07-12 | Renesas Electronics Corporation | Manufacturing method for electronic devices |
US20090137082A1 (en) * | 2007-11-28 | 2009-05-28 | Nec Electronics Corporation | Manufacturing method for electronic devices |
US7772032B2 (en) * | 2007-11-28 | 2010-08-10 | Nec Electronics Corporation | Manufacturing method for electronic devices |
US8278143B2 (en) | 2007-11-28 | 2012-10-02 | Renesas Electronics Corporation | Manufacturing method for electronic devices |
US20090146301A1 (en) * | 2007-12-11 | 2009-06-11 | Panasonic Corporation | Semiconductor device and method of manufacturing the same |
US8841772B2 (en) | 2007-12-11 | 2014-09-23 | Panasonic Corporation | Semiconductor device and method of manufacturing the same |
US8390117B2 (en) * | 2007-12-11 | 2013-03-05 | Panasonic Corporation | Semiconductor device and method of manufacturing the same |
US8729710B1 (en) | 2008-01-16 | 2014-05-20 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7906855B1 (en) | 2008-01-21 | 2011-03-15 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
US8084868B1 (en) | 2008-04-17 | 2011-12-27 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
US8299602B1 (en) | 2008-09-30 | 2012-10-30 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8432023B1 (en) | 2008-10-06 | 2013-04-30 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8823152B1 (en) | 2008-10-27 | 2014-09-02 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
US8188579B1 (en) | 2008-11-21 | 2012-05-29 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
US10811341B2 (en) | 2009-01-05 | 2020-10-20 | Amkor Technology Singapore Holding Pte Ltd. | Semiconductor device with through-mold via |
US11869829B2 (en) | 2009-01-05 | 2024-01-09 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device with through-mold via |
US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US8558365B1 (en) | 2009-01-09 | 2013-10-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US8729682B1 (en) | 2009-03-04 | 2014-05-20 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
US20110012262A1 (en) * | 2009-06-30 | 2011-01-20 | Toshiaki Morita | Semiconductor device and method of manufacturing the same |
US8592996B2 (en) * | 2009-06-30 | 2013-11-26 | Hitachi, Ltd. | Semiconductor device and method of manufacturing the same |
US20120001323A1 (en) * | 2010-06-30 | 2012-01-05 | Globalfoundries Inc. | Semiconductor Device Including Ultra Low-K (ULK) Metallization Stacks with Reduced Chip-Package Interaction |
US8786088B2 (en) * | 2010-06-30 | 2014-07-22 | Globalfoundries Inc. | Semiconductor device including ultra low-K (ULK) metallization stacks with reduced chip-package interaction |
DE102010030759B4 (en) * | 2010-06-30 | 2018-10-18 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Semiconductor device with metallization stack with very small ε (ULK) with reduced interaction between chip and housing |
DE102010030759A1 (en) * | 2010-06-30 | 2012-01-05 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Semiconductor device with metallization stack with very small ε (ULK) with reduced interaction between chip and housing |
US9275939B1 (en) | 2011-01-27 | 2016-03-01 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
US9978695B1 (en) | 2011-01-27 | 2018-05-22 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US9631481B1 (en) | 2011-01-27 | 2017-04-25 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US9508631B1 (en) | 2011-01-27 | 2016-11-29 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands and method |
US20130105969A1 (en) * | 2011-10-27 | 2013-05-02 | International Business Machines Corporation | Solder bonding process forming a semiconductor chip in multiple stages on a 3-dimensional stacked assembly |
US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US10090228B1 (en) | 2012-03-06 | 2018-10-02 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US10269763B2 (en) | 2012-06-29 | 2019-04-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package-on-package structure having polymer-based material for warpage control |
US9627355B2 (en) | 2012-06-29 | 2017-04-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package-on-package structure having polymer-based material for warpage control |
US9349663B2 (en) * | 2012-06-29 | 2016-05-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package-on-package structure having polymer-based material for warpage control |
US11133285B2 (en) | 2012-06-29 | 2021-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package structure having polymer-based material for warpage control |
US9385092B2 (en) * | 2012-09-21 | 2016-07-05 | Socionext Inc. | Semiconductor device, electronic device and method for fabricating the semiconductor device |
US20140084439A1 (en) * | 2012-09-21 | 2014-03-27 | Fujitsu Semiconductor Limited | Semiconductor device, electronic device and method for fabricating the semiconductor device |
CN103681565A (en) * | 2012-09-21 | 2014-03-26 | 日月光半导体制造股份有限公司 | Semiconductor package substrates having pillars and related methods |
US20140097542A1 (en) * | 2012-10-10 | 2014-04-10 | Silergy Semiconductor Technology (Hangzhou) Ltd | Flip packaging device |
US9184118B2 (en) | 2013-05-02 | 2015-11-10 | Amkor Technology Inc. | Micro lead frame structure having reinforcing portions and method |
US9748300B2 (en) * | 2013-09-05 | 2017-08-29 | Koninklijke Philips N.V. | Radiation detector element |
US20160276387A1 (en) * | 2013-09-05 | 2016-09-22 | Koninklijke Philips N.V. | Radiation detector element |
US9184148B2 (en) | 2013-10-24 | 2015-11-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
US9543235B2 (en) | 2013-10-24 | 2017-01-10 | Amkor Technology, Inc. | Semiconductor package and method therefor |
US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
US20150347806A1 (en) * | 2014-05-28 | 2015-12-03 | Chipmos Technologies Inc. | Chip package structure and method for manufacturing chip package structure |
US20180324955A1 (en) * | 2015-12-23 | 2018-11-08 | Intel Corporation | No-flow adhesive for second and third level interconnects |
US10833032B2 (en) * | 2017-08-22 | 2020-11-10 | Samsung Electronics Co., Ltd. | Semiconductor device |
US11469202B2 (en) | 2017-08-22 | 2022-10-11 | Samsung Electronics Co., Ltd. | Semiconductor device |
US20190067228A1 (en) * | 2017-08-22 | 2019-02-28 | Samsung Electronics Co., Ltd. | Semiconductor device |
US11121089B2 (en) | 2018-11-30 | 2021-09-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US11114337B2 (en) * | 2018-12-19 | 2021-09-07 | Imec Vzw | Method for bonding and interconnecting semiconductor chips |
Also Published As
Publication number | Publication date |
---|---|
CN1331218C (en) | 2007-08-08 |
KR100605435B1 (en) | 2006-07-31 |
CN1574305A (en) | 2005-02-02 |
US7214561B2 (en) | 2007-05-08 |
US20050006789A1 (en) | 2005-01-13 |
KR20040111055A (en) | 2004-12-31 |
JP2005011838A (en) | 2005-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7214561B2 (en) | Packaging assembly and method of assembling the same | |
US20040155358A1 (en) | First and second level packaging assemblies and method of assembling package | |
US7187078B2 (en) | Bump structure | |
US6794223B2 (en) | Structure and process for reducing die corner and edge stresses in microelectronic packages | |
US6696644B1 (en) | Polymer-embedded solder bumps for reliable plastic package attachment | |
JP3262497B2 (en) | Chip mounted circuit card structure | |
US5274913A (en) | Method of fabricating a reworkable module | |
US5784261A (en) | Microchip module assemblies | |
US6599775B2 (en) | Method for forming a flip chip semiconductor package, a semiconductor package formed thereby, and a substrate therefor | |
US20030210531A1 (en) | Method of forming an apparatus to reduce thermal fatigue stress on flip chip solder connections | |
KR100687000B1 (en) | Method of manufacturing semiconductor device and method of treating electrical connection section | |
JP3450236B2 (en) | Semiconductor device and manufacturing method thereof | |
US8039307B2 (en) | Mounted body and method for manufacturing the same | |
US7005320B2 (en) | Method for manufacturing flip chip package devices with a heat spreader | |
US7176561B2 (en) | Semiconductor device, method for manufacturing the same, circuit board, and electronic equipment | |
US6259155B1 (en) | Polymer enhanced column grid array | |
US7545028B2 (en) | Solder ball assembly for a semiconductor device and method of fabricating same | |
US7879713B2 (en) | Mounting method of semiconductor element using outside connection projection electyrode and manufacturing method of semiconductor device using outside connection projection electrode | |
KR100568496B1 (en) | Film circuit substrate having sn-in alloy layer | |
US7309647B1 (en) | Method of mounting an electroless nickel immersion gold flip chip package | |
WO2004018719A1 (en) | Negative volume expansion lead-free electrical connection | |
JPH06333985A (en) | Flip chip junction method | |
WO2021059851A1 (en) | Electronic component, manufacturing method of electronic component, mounting structure, and manufacturing method of mounting structure | |
JP2000151086A (en) | Printed circuit unit and its manufacture | |
JP3951903B2 (en) | Semiconductor device and method for manufacturing semiconductor device package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOMONO, AKIRA;HOMMA, SOICHI;REEL/FRAME:015077/0191 Effective date: 20040305 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |