US20050005045A1 - Multi-standard protocol storage devices and methods of operating the same - Google Patents
Multi-standard protocol storage devices and methods of operating the same Download PDFInfo
- Publication number
- US20050005045A1 US20050005045A1 US10/884,145 US88414504A US2005005045A1 US 20050005045 A1 US20050005045 A1 US 20050005045A1 US 88414504 A US88414504 A US 88414504A US 2005005045 A1 US2005005045 A1 US 2005005045A1
- Authority
- US
- United States
- Prior art keywords
- host
- signal
- storage device
- smart card
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/0772—Physical layout of the record carrier
- G06K19/07732—Physical layout of the record carrier the record carrier having a housing or construction similar to well-known portable memory devices, such as SD cards, USB or memory sticks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/0772—Physical layout of the record carrier
- G06K19/07733—Physical layout of the record carrier the record carrier containing at least one further contact interface not conform ISO-7816
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K7/00—Methods or arrangements for sensing record carriers, e.g. for reading patterns
- G06K7/10—Methods or arrangements for sensing record carriers, e.g. for reading patterns by electromagnetic radiation, e.g. optical sensing; by corpuscular radiation
- G06K7/10009—Methods or arrangements for sensing record carriers, e.g. for reading patterns by electromagnetic radiation, e.g. optical sensing; by corpuscular radiation sensing by radiation using wavelengths larger than 0.1 mm, e.g. radio-waves or microwaves
- G06K7/10297—Methods or arrangements for sensing record carriers, e.g. for reading patterns by electromagnetic radiation, e.g. optical sensing; by corpuscular radiation sensing by radiation using wavelengths larger than 0.1 mm, e.g. radio-waves or microwaves arrangements for handling protocols designed for non-contact record carriers such as RFIDs NFCs, e.g. ISO/IEC 14443 and 18092
Definitions
- the invention relates to a storage device, and more particularly, to a movable storage device.
- movable storage devices like multimedia cards (MMC), secure digital (SD) memory cards, compact flash (CF) cards, and memory sticks are used in movable digital devices (i.e. hosts) like camcorders, digital cameras, PDAs (personal digital assistance), and MP3s (MPEG-1 Layer 3).
- the devices communicate with the hosts in different protocols. Therefore, each movable storage device may only be connected to a host that communicates in a corresponding communication protocol.
- a smart card that communicates in a corresponding communication protocol form can be connected to a smart card host like a mobile phone.
- FIG. 1 is a view illustrating a relationship between conventional movable storage devices and a smart card and corresponding hosts.
- an MMC 12 can be connected to an MMC host 11 and a SD memory card 14 can be connected to a SD host 13 .
- a CF card 16 can be connected to a CF host 15 and a smart card 18 can be connected to a smart card host 17 .
- USB universal serial bus
- the MMC 12 can support the USB interface, added to an interface controller inside the MMC 12 without having to be equipped with the USB reader additionally. In this case, a method for controlling the MMC 12 to recognize the type of host connected to the device and to make the MMC 12 operate in a corresponding interface mode is needed.
- the MMC 12 has an additional pin and the MMC 12 operates in a corresponding interface mode in response to a control signal received from the host through the additional pin.
- the method is inefficient since the MMC 12 has to be equipped with the additional pin and the host has to generate an additional control signal for determining the operation mode of the MMC 12 .
- a multi-standard protocol storage device can include a non-volatile memory, a first interface controller, a second interface controller, and at least one pin.
- the non-volatile memory can be accessed according to a non-volatile memory protocol.
- the first interface controller can be configured to convert first commands in a first standardized protocol to the non-volatile memory protocol.
- the second interface controller can be configured to convert second commands in a second standardized protocol to the non-volatile memory protocol.
- the at least one pin of the multi-standard protocol storage device can be configured to conduct a recognition signal thereon indicating whether the first or second standardized protocol is used by a host. coupled thereto and that conducts data signals according to the first and second standardized protocols.
- the first standardized protocol can be a standardized SmartCard protocol or one of a standardized MultiMedia Card (MMC) protocol, a standardized CompactFlash protocol, a standardized SecureDigital (SD) protocol, and a standardized MemoryStick protocol.
- the second standardized protocol can be a standardized SmartCard protocol or one of a standardized MMC protocol, a standardized CF protocol, a standardized SD protocol, and a standardized MS protocol.
- the multi-standard protocol storage device can further include a plurality of pins and an interface recognition unit.
- the plurality of pins can be configured to conduct a plurality of signals thereon.
- the interface recognition unit can be coupled to the plurality of pins and configured to determine whether a host protocol used by a host coupled to the plurality of pins comprises a standardized SmartCard protocol or one of a standardized MultiMedia Card (MMC) protocol, a standardized CompactFlash protocol, a standardized SecureDigital (SD) protocol, and a standardized MemoryStick protocol.
- MMC MultiMedia Card
- SD SecureDigital
- the interface recognition unit can include a first level sensing circuit and a second level sensing circuit.
- the first level sensing circuit can be coupled to one of the plurality of pins and configured to pull-up a signal on the one of the plurality of pins through a pull-up load responsive to a first enable signal to provide a first voltage level for the signal.
- the second level sensing circuit can be coupled to one of the plurality of pins and configured to pull-down the signal on the one of the plurality of pins through a pull-down load responsive to a second enable signal to provide a second voltage level for the signal.
- the interface recognition unit can be further configured to determine a type of the host based on the first and second voltage levels and enable the first or second host controller based on the determined type of host. In some embodiments according to the invention, the interface recognition unit can be configured to determine that the type is a first type of host if the first and second voltage levels are logical high, or that the type is a second type of host if the first and second voltage levels are logical low, or that the type is a third type of host if the first voltage level is logical high and the second voltage level is logical low, or that the type is a fourth type of host if the first voltage level is logical low and the second voltage level is logical high.
- the first standardized protocol can be a Universal Serial Bus (USB) standardized protocol and the second standardized protocol can be an MMC standardized protocol.
- the multi-standard protocol storage device can further include a plurality of pins, a first level sensing circuit, and a second level sensing circuit.
- the plurality of pins can be configured to conduct a plurality of signals thereon.
- the first level sensing circuit can be coupled to one of the plurality of pins and configured to pull-up a signal on the one of the plurality of pins through a first pull-up load responsive to a first state of an enable signal to provide a first voltage level for the signal.
- the second level sensing circuit can be coupled to one of the plurality of pins and configured to pull-up the signal through a second pull-up load, that is less than the first pull-up load, responsive to a second state of the enable signal to provide a second voltage level for the signal.
- the first pull-up load is greater than a pull-down load included in a host coupled to the first pull-up load via the one of the plurality of pins. In some embodiments according to the invention, the second pull-up load is less than the pull-down load.
- the second level sensing circuit is enabled responsive to the multi-standard protocol storage device being coupled to an USB standardized host.
- the non-volatile memory and the first and second interface controllers are included in a single housing.
- FIG. 1 is a view illustrating relationships between conventional movable storage devices and a smart card and corresponding hosts;
- FIG. 2 is a block diagram of a movable storage device according to an embodiment of the invention.
- FIG. 3 is a block diagram of an interface automatic recognition unit and a memory controller of FIG. 2 ;
- FIG. 4A is a detailed view of a first level sensing circuit, a level sensing control unit, and a host of FIG. 3 ;
- FIGS. 4B and 4C are views to explain an operation of the first level sensing circuit of FIG. 4A ;
- FIG. 5A is a flowchart of an interface process of the movable storage device of FIG. 2 ;
- FIG. 5B is a flowchart of a level deciding process of an initial input signal of FIG. 5A in detail
- FIG. 6 is a view illustrating relationships between the movable storage device of FIG. 2 and hosts;
- FIG. 7A is a table showing specifications of a multimedia card (MMC) host
- FIG. 7B is a table showing specifications of a universal serial bus (USB) host
- FIG. 7C is a table showing specifications of an MMC
- FIG. 7D is a table showing specifications of a USB device
- FIG. 8 is a view of a movable storage device according to another embodiment of the invention.
- FIG. 9A is a view to explain an operation of a level sensing circuit when the movable storage device of FIG. 8 is connected to a USB host;
- FIGS. 9B and 9C are views to explain an operation of a level sensing circuit when the movable storage device of FIG. 8 is connected to an MMC host;
- FIG. 10 is a view to explain an operation of a recognition signal for a USB host generation circuit when the movable storage device of FIG. 8 is connected to the USB host;
- FIG. 11 is a block diagram of a movable storage device combined with a smart card according to another embodiment of the invention.
- FIG. 12 is a detailed view of a mode deciding unit of FIG. 11 ;
- FIG. 13 is a view of a host determination unit and a smart card interface of FIG. 11 , and an input selection unit of FIG. 12 ;
- FIG. 14A is a flowchart of an interfacing process of the movable storage device combined with the smart card of FIG. 11 ;
- FIG. 14B is a flowchart of an operating process in a memory card mode of FIG. 14A ;
- FIG. 14C is a flowchart of a level decision process of a second initial input signal of FIG. 14B ;
- FIG. 15 is a view illustrating relationships between the movable storage device combined with the smart card of FIG. 11 and hosts;
- FIG. 16A is a table of specifications of a smart card host
- FIG. 16B is a table of specifications of a smart card
- FIG. 17 is a view of a movable storage device combined with a smart card according to another embodiment of the invention.
- FIG. 18 is a detailed view of an input selection unit of FIG. 17 .
- FIG. 2 is a block diagram of a movable storage device (or multi-standard protocol storage device) according to an embodiment of the invention.
- a movable storage device 100 includes a plurality of data pins DP 1 through DPK, an interface automatic recognition unit 110 , a host interface unit 120 , a memory controller 130 , and a nonvolatile memory 140 .
- the host interface unit 120 has first through N th host interface controllers HI 1 through HIN (N is an integer larger than 1).
- the data pins DP 1 through DPK are connected to data pins (not shown) of a host (not shown). At least one or more data pins DP 1 through DPK can be used as a host distinguishing pin in the movable storage device 100 .
- the plurality of data pins DP 1 through DPK are used as the host distinguishing pins (that can conduct recognition signals used to determine the type of host and, therefore, the standard protocol to be used in communicating therewith). Also, after deciding the type of a host is connected to the movable storage device 100 , the data pins DP 1 through DPK are used as ordinary data pins.
- the interface automatic recognition unit 110 decides the type of the host that is connected according to a level of initial input signals received through the data pins DP 1 through DPK (i.e., host distinguishing pins conducting recognition signals).
- the initial input signal shows an initial state of a data bus inside the connected host.
- the interface automatic recognition unit 110 enables one of the first through N th host interface controllers HI 1 through HIN.
- the interface automatic recognition unit 110 enables one of selection signals SEL 1 through SELN (N is an integer larger than 1).
- one of the first through N th host interface controllers HI 1 through HIN is enabled.
- the selection signal SEL 1 is enabled
- the first host interface controller HI 1 is enabled.
- the interface automatic recognition unit 110 outputs an output signal HO 1 that is received from the enabled first host interface controller HI 1 to the memory controller 130 .
- FIG. 2 shows the interface automatic recognition unit 110 receiving the output signal HO 1 and then outputting the output signal HO 1 to the memory controller 130 , the output signal HO 1 can be directly inputted to the memory controller 130 .
- the first through N th host interface controllers HI 1 through HIN use different communications protocols from each other, and each supports communications with hosts that use corresponding communications protocols.
- the memory controller 130 exchanges data with a host that is connected through one selected from the first through N th host interface controllers HI 1 through HIN, and controls read and write operations of data to and from the nonvolatile memory 140 and erase operation of the data stored in the nonvolatile memory 140 .
- the nonvolatile memory 140 reads, writes, and erases the data under a control of the memory controller 130 .
- a signal pass in which the memory controller 130 transmits data to a host that is connected through one selected from the first through N th host interface controllers HI 1 through HIN is omitted in order to simplify the drawing.
- FIG. 3 is a block diagram of the interface automatic recognition unit ( 110 ) and the memory controller 130 of FIG. 2 .
- the interface automatic recognition unit 110 includes a level detection unit 111 , a level sensing control unit 112 , and an interface selection unit 113 .
- the level detection unit 111 has a first through K th level sensing circuits LS 1 through LSK (K is an integer).
- the level detection unit 111 has the same number of level sensing circuits as host distinguishing pins.
- Input lines IL 1 through ILK are connected to the respective host distinguishing pins, i.e., the data pins DP 1 through DPK.
- the first through K th level sensing circuits LS 1 through LSK respond to control signals SCTL 1 and SCTL 2 and are each connected to the input lines IL 1 through ILK or each separated from the input lines IL 1 through ILK.
- the level sensing control unit 112 When the data pins DP 1 through DPK are connected to a host (not shown), the level sensing control unit 112 generates the control signals SCTL 1 and SCTL 2 and decides the level of initial input signals PLV 1 through PLVK that are received through the first through K th level sensing circuits LS 1 through LSK.
- the initial input signals PLV 1 through PLVK show an initial state of a data bus inside the connected host.
- the level sensing control unit 112 decides the type of the host which is connected according to the level of the initial input signals PLV 1 through PLVK, and outputs selection signals SEL 1 through SELN in order to enable a host interface controller which corresponds to the type of the host. Then, the level sensing control unit 112 enables one of the selection signals SEL 1 through SELN and outputs it.
- the interface selection unit 113 selects one of output signals HO 1 through HON the first through N th host interface controllers HI 1 thorough HIN (see FIG. 2 ) and outputs it to the memory controller 130 .
- FIG. 4A is a view of the first level sensing circuit LS 1 , the level sensing control unit 112 , and a host 210 .
- the structure and detailed operations of the second through K th level sensing circuits LS 2 through LSK are substantially the same as the structure and operations of the first level sensing circuit LS 1 .
- the data pin DP 1 of the movable storage device 100 is connected to a data pin P 1 of the host 210 , and the input line IL 1 is further connected to the data pin DP 1 .
- the data pin DP 1 is initially used as a host distinguishing pin and after the movable storage device 100 decides the type of the host 210 , the data pin DP 1 is used as an ordinary data pin.
- the first level sensing circuit LS 1 includes a first sensing circuit 151 and a second sensing circuit 152 .
- the first sensing circuit 151 has a pull-up resistance Ru (or first load) and a first switching circuit PM 1
- the second sensing circuit 152 has a pull-down resistance Rd (or second load) and a second switching circuit NM 1 .
- the first switching circuit PM 1 can be a PMOS transistor
- the second switching circuit NM 1 can be a NMOS transistor.
- the first and second switching circuits PM 1 and NM 1 are each referred to as PMOS and NMOS transistors, respectively.
- An internal voltage VDD and a source of the PMOS transistor PM 1 are respectively connected to both ends of the pull-up resistance Ru.
- a ground voltage and a source of the NMOS transistor NM 1 are respectively connected to both ends of the pull-down resistance Rd. Drains of the PMOS and NMOS transistors PM 1 and NM 1 are connected to a node SNODE of the input line IL 1 .
- the control signal SCTL 1 is inputted to a gate of the PMOS transistor PM 1
- the control signal SCTL 2 is inputted to a gate of the NMOS transistor NM 1 .
- the PMOS transistor PM 1 responds to the control signal SCTL 1 and is turned on or off.
- the pull-up resistance Ru is connected in parallel to the input line IL 1 or separated from the input line IL 1 .
- the internal voltage VDD is supplied to the input line IL 1 .
- the NMOS transistor NM 1 responds to the control signal SCTL 2 and is turned on or off. Consequently, the pull-down resistance Rd is connected in parallel to the input line IL 1 or separated from the input line IL 1 .
- the pull-down resistance Rd is connected to the input line IL 1 , the ground voltage is supplied to the input line IL 1 .
- an initial input signal PLV 1 from the host 210 is inputted to the level sensing control unit 112 through the data pin DP 1 and the node SNODE.
- a pull-down resistance for a bus can be connected in parallel to a data bus (not shown) inside the host 210 , which is connected to a data pin P 1 of the host 210 .
- the pull-up resistance Ru of the first sensing circuit 151 has a resistance value much higher than the pull-down resistance for the bus. For example, when the pull-down resistance for the bus is 15 k ⁇ , the pull-up resistance Ru can be set to 1 M ⁇ .
- the pull-up resistance Ru does not affect the level of the initial input signal PLV 1 .
- the initial input signal PLV 1 is high, even if the pull-up resistance Ru is connected to the input line IL 1 , the initial input signal PLV 1 is maintained high.
- the initial input signal PLV 1 is maintained low.
- a pull-up resistance for a bus (not shown) can be connected in parallel to the data bus inside the host 210 which is connected to the data pin P 1 .
- the pull-down resistance Rd of the second sensing circuit 152 has a resistance value much higher than the pull-up resistance for the bus. For example, when the pull-up resistance for the bus is 15 k ⁇ , the pull-down resistance Rd can be set to 1 M ⁇ . If a resistance value of the pull-down resistance Rd is set much higher than the pull-up resistance for the bus, the pull-down resistance Rd does not affect the level of the initial input signal PLV 1 .
- FIGS. 4B and 4C are views to explain an operation of the first level sensing circuit LS 1 of FIG. 4A .
- FIG. 4B shows when the control signal SCTL 1 is enabled, the PMOS transistor PM 1 is turned on and the pull-up resistance Ru is connected to the input line IL 1 .
- FIG. 4C shows when the control signal SCTL 2 is enabled, the MNOS transistor NM 1 is turned on and the pull-down resistance Rd is connected to the input line IL 1 .
- the level sensing control unit 112 When the movable storage device 100 is connected to the host 210 , the level sensing control unit 112 alternately enables the control signals SCTL 1 and SCTL 2 . As a result, after the pull-up resistance Ru is connected in parallel to the input line IL 1 , as seen in FIG. 4B , the pull-down resistance Rd is connected in parallel to the input line IL 1 , as seen in FIG. 4C .
- the level sensing control unit 112 measures the level of a first input signal IN 1 received from the node SNODE. Also, when the pull-down resistance Rd is connected to the input line IL 1 , the level sensing control unit 112 measures the level of a second input signal IN 2 received from the node SNODE. The level sensing control unit 112 decides the level of the initial input signal PLV 1 according to the levels of the first and second input signals IN 1 and IN 2 , respectively. In more detail, when both of the first and second input signals IN 1 and IN 2 , respectively, are high, the level sensing control unit 112 decides that the initial input signal PLV 1 is high.
- the level sensing control unit 112 decides that the initial input signal PLV 1 is low. Also, when the first input signal IN 1 is high and the second input signal IN 2 is low, the level sensing control unit 112 decides that the initial input signal PLV 1 is in a floating state. In this case, the initial state of the data bus, which is inside the host 210 that is connected to the data pin P 1 , is in a floating state.
- the level sensing control unit 112 decides the type of the host 210 , which is connected according to the level of the initial input signal PLV 1 (or recognition signal), and enables one of the selection signals SEL 1 through SELN to enable a host interface controller that corresponds to the host. For example, when a first host interface controller HI 1 corresponds to the host 210 , the level sensing control unit 112 enables the selection signal SEL 1 and outputs it.
- the level sensing control unit 112 disables all the control signals SCTL 1 and SCTL 2 . Consequently, both the PMOS and NOMS transistors PM 1 and NM 1 , respectively, are turned off and the full up and pull-down resistances Ru and Rd are both separated from the input line IL 1 . Afterwards, the data pin DP 1 operates in an ordinary data pin. Also, the level sensing control unit 112 maintains the output of the selection signal SEL 1 until the movable storage device 100 is separated from the host 210 .
- FIG. 5A is a flowchart of an interfacing process 300 of the movable storage device 100 of FIG. 2 .
- the data pins DP 1 through DPK of the movable storage device 100 are connected to the data pins of the host 210 (Step 310 ).
- some or all the data pins DP 1 through DPK can be used as the host distinguishing pins.
- all of the data pins DP 1 through DPK are used as the host distinguishing pins.
- the interface automatic recognition unit 110 of the movable storage device 100 decides the level of initial input signals PLV 1 through PLVK that are received through the host distinguishing pins DP 1 through DPK (Step 320 ). Step 320 will be described in more detail with reference to FIG. 5B later.
- the interface automatic recognition unit 110 decides the type of the host 210 , which is connected according to the level of the initial input signals PLV 1 through PLVK (Step 330 ).
- the interface automatic recognition unit 110 selects a host interfacing controller that corresponds to the host 210 from among the first through N th host interface controllers HI 1 through HIN and enables it (Step 340 ).
- the movable storage device 100 operates in a corresponding host interface mode by the corresponding host interface controller which is enabled by the interface automatic recognition unit 110 until the movable storage device 100 is separated from the host 210 (Step 350 ).
- FIG. 5B is a flowchart of the level deciding process (Step 320 ) of the initial input signal of FIG. 5A in detail.
- Step 320 an operation of the first level sensing circuit LS 1 of the interface automatic recognition unit 110 will be mainly described.
- the second through K th level sensing circuits LS 2 through LSK of the interface automatic recognition unit 110 operates in the same way as the first level sensing circuit LS 1 .
- the level sensing control unit 112 of the interface automatic recognition unit 110 enables the control signal SCTL 1 .
- the PMOS transistor PM 1 is turned on, and a pull-up resistance Ru is connected in parallel to the input line IL 1 of the host distinguishing pin DP 1 (Step 321 ).
- the level sensing control unit 112 measures the level of the first input signal IN 1 which is received from the node SNODE of the input line IL 1 (Step 322 ).
- the level sensing control unit 112 disables the control signal SCTL 1 and enables the control signal SCTL 2 .
- the level sensing control unit 112 measures the level of the second input signal IN 2 which is received from the node SNODE of the input line IL 1 (Step 324 ).
- the level sensing control unit 112 decides whether both the first and second input signals IN 1 and IN 2 , respectively, are high (Step 325 ). If both the first and second input signals IN 1 and IN 2 , respectively, are high, the level sensing control unit 112 decides that the initial input signal PVL 1 is high (Step 326 ).
- Step 325 if both the first and second input signals IN 1 and IN 2 , respectively, are not high, the level sensing control unit 112 decides whether both the first and second input signals IN 1 and IN 2 , respectively, are low (Step 327 ). If both the first and second input signals IN 1 and IN 2 , respectively, are low, the level sensing control unit 112 decides that the initial input signal PVL 1 is low (Step 328 ).
- Step 327 if both the first and second input signals IN 1 and IN 2 , respectively, are not low (i.e. one of the first and second input signals IN 1 and IN 2 is high and the other is low), the level sensing control unit 112 decides that the initial input signal PVL 1 is in a floating state (Step 329 ).
- the level of the initial input signal PVL 1 shows an initial state of the data bus of the host 210 and the initial state of the data bus is different for each host.
- the level sensing control unit 112 can decide the type of the host according to the level of the initial input signal PVL 1 .
- FIG. 6 is a view illustrating relationships between the movable storage device of FIG. 2 and hosts.
- the movable storage device 100 can be connected to one of a multimedia card (MMC) host 220 , a secure digital (SD) host 230 , a compact flash (CF) host 240 , and a memory stick (MSTK) host 250 .
- MMC multimedia card
- SD secure digital
- CF compact flash
- MSTK memory stick
- the movable storage device 100 can be used in various hosts that use different communications protocols from each other.
- the movable storage device 100 can be used in all types of hosts apart from hosts that use a movable storage device without a host interface controller.
- the hosts can each use respective standardized protocols to communicate.
- MSTK can use a standard MSTK communications protocol so that any device can be interfaced to use an MSTK if the device uses the standard MSTK communications protocol for communications therewith.
- FIG. 7A is a table showing specifications of an MMC host.
- the MMC host supports an MMC mode or a serial peripheral interface (SPI) mode.
- the table in FIG. 7A shows specifications of data pins 1 , 2 , 5 , and 7 excluding power pins 3 , 4 , and 6 .
- the data pin 1 is not used and the initial state of the data bus, which is connected to the data pin 1 , is a floating state or high.
- the data pin 2 is used as a command signal CMD pin
- the data pin 5 is used as a clock signal CLK pin
- the data pin 7 is used as a data DAT pin each, and the initial state of the data bus connected to each of the data pin is high.
- the data pin 1 is used as a chip selection signal CS pin, and the initial state of the data bus, which is connected to the data pin 1 , is high.
- the data pin 2 is used as a input data signal DI pin and the data pin 5 is used as a clock signal SCLK pin each, and the initial state of the data bus connected to each of the data pin is high.
- the data pin 7 is used as an output data signal DO pin and the initial state of the data bus connected to the data pin 7 is not prescribed.
- FIG. 7B is a table showing specifications of a universal serial bus (USB) host.
- the table in FIG. 7B shows specifications of data pins 2 and 3 excluding power pins 1 and 4 .
- the data pin 2 is used as an input data signal D ⁇ pin and the initial state of the data bus connected to the data pin 2 is low.
- the data pin 3 is used as an input data signal D+ pin and the initial state of the data bus connected to the data pin 3 is also low.
- FIG. 7C is a table showing specifications of an MMC.
- the MMC includes seven pins 1 through 7 and supports an MMC mode and an SPI mode.
- the pins 1 through 7 of the MMC are each connected to corresponding data pins 1 through 7 of the MMC host.
- FIG. 7D is a table showing specifications of a USB device.
- the USB device includes four pins 1 through 4 respectively connected to corresponding data pins 1 through 4 of the USB host.
- the initial state of the data bus connected to the data pin 1 which is used for the chip selection signal CS of the MMC host is different from the initial state of the data bus connected to data pin 2 or 3 which is used for the input data signals D ⁇ or D+ of the USB host. Therefore, in a movable storage device that has both an MMC and a USB interface controllers, when a specified data pin is used for an input data signal D ⁇ and D+ and a chip selection signal, the movable storage device can decide the type of a host that is connected according to the level of the initial input signal which is received from the connected host through the data pin.
- FIG. 8 is a view of a movable storage device according to another embodiment of the invention in which the movable storage device includes a USB and MMC interface controllers.
- a movable storage device 400 includes a plurality of data pins 401 through 407 , a level sensing circuit 410 , a level sensing control unit 420 , a USB interface controller 430 , an MMC interface controller 440 , and an interface selection unit 450 .
- the movable storage device 400 further includes a memory controller 460 , a flash memory 470 , and a recognition signal for a USB host generation circuit 480 .
- the data pins 403 , 404 , and 406 are used as pins for power supply, and the USB and MMC interface controllers 530 and 540 , respectively, share the data pins 403 , 404 , and 406 .
- the data pin 401 When the movable storage device 400 is connected to a USB host, the data pin 401 is used as an input data signal D+ pin, and one of the data pins 402 , 405 , and 407 is used as an input data signal D ⁇ pin. When the movable storage device 400 is connected to a USB host, the data pin 401 is used as an input data signal D ⁇ pin, and one of the data pins 402 , 405 , and 407 can be used as an input data signal D+ pin.
- the recognition signal for the USB host generation circuit 480 is connected to an input line IL of the data pin 401 when the movable storage device 400 operates in a USB host interface mode and the data pin 401 is used as the input data signal D+ pin.
- the recognition signal for the USB host generation circuit 480 can be connected to an input line of one of the data pins 402 , 405 , and 407 when the movable storage device 400 operates in a USB host interface mode and one of the data pins 402 , 405 , and 407 is used as the input data signal D+ pin.
- the data pin 401 is not used when the movable storage device 400 is connected to an MMC host and operates in an MMC mode, and the data pin 401 is used as a chip selection signal CS pin when the movable storage device 400 is connected to an MMC host and operates in an SPI mode.
- the data pin 402 is used as a command CMD pin in the MMC mode, and used as an input data signal DI pin in the SPI mode.
- the data pins 405 and 407 are each used as a clock signal CLK pin and a data signal DAT pin, respectively, in the MMC mode, and are each used as a clock signal pin SCLK and an output signal DO pin, respectively, in the SPI mode.
- the data pin 401 is used as a host distinguishing pin initially when the movable storage device 400 is connected to a host and after the movable storage device 400 decides the type of the connected host, the data pin 401 is used as an ordinary data pin.
- USB interface controller 430 and the MMC interface controller 440 share the data pins 401 , 402 , 405 , and 407 and the power pins 403 , 404 , and 406 .
- the level sensing circuit 410 includes a first pull-up resistance R 1 and a first switching circuit SW 1 .
- the first switching circuit SW 1 can be embodied as a NMOS transistor. In FIG. 8 , the first switching circuit SW 1 is shown as the NMOS transistor. An internal voltage VDD and a drain of the NMOS transistor SW 1 are respectively connected to ends of the first pull-up resistance R 1 .
- a control signal SEL is inputted to a gate of the NMOS transistor SW 1 , and a source of the NMOS transistor SW 1 is connected to the input line IL.
- the NMOS transistor SW 1 is either turned on or off in response to the control signal SEL.
- the first pull-up resistance R 1 is connected in parallel to the input line IL or separated from the input line IL.
- FIG. 9A is a view to explain an operation of a level sensing circuit when the movable storage device of FIG. 8 is connected to a USB host.
- the data pin 401 of the movable storage device 400 is connected to a data pin 501 of a USB host 510 .
- a pull-down resistance Rpd for a bus is usually connected in parallel to an inner data bus 502 which is connected to the data pin 501 . The reason for doing so is to maintain the data bus 502 low in an initial state.
- the level sensing control unit 420 When the movable storage device 400 is connected to the USB host 510 , the level sensing control unit 420 outputs the control signal SEL at a high level and turns on the NMOS transistor SW 1 . As a result, the first pull-up resistance R 1 is connected in parallel to the input line IL of the data pin 401 .
- an initial input signal PLV is also low.
- the first pull-up resistance R 1 is set to have a resistance value much larger than the pull-down resistance for the bus Rpd so that the first pull-up resistance R 1 does not effect the level of the initial input signal PLV. If the first pull-up resistance R 1 has a resistance value smaller than the pull-down resistance for the bus Rpd, when the internal voltage VDD is divided by the first pull-up resistance R 1 and the pull-down resistance for the bus Rpd, a much higher voltage is dropped to the pull-down resistance for the bus Rpd than the first pull-up resistance R 1 . Consequently, the initial input signal PLV is changed from low to high.
- FIGS. 9B and 9C are views to explain an operation of the level sensing circuit when the movable storage device of FIG. 8 is connected to an MMC host.
- FIG. 9B shows an MMC host 520 and the movable storage device 400 operating in an SPI mode
- FIG. 9C shows an MMC host 520 and the movable storage device 400 operating in an MMC mode.
- a pull-up resistance for a bus Rpu is usually connected in parallel to an inner data bus 504 which is connected to a data pin 503 of the MMC host 520 .
- the internal voltage VDD and a drain of an open drain NMOS transistor N are respectively connected to ends of the pull-up resistance for the bus Rpu.
- a bias voltage VB is inputted to a gate of the open drain NMOS transistor N and a source of it is connected to a ground voltage. Initially, the open drain NMOS transistor N is turned off.
- the initial state of the inner data bus 504 of the MMC host 520 i.e., the chip selection signal CS, is maintained high by the pull-up resistance for the bus Rpu.
- the level sensing control unit 420 When the movable storage device 400 is connected to the MMC host 520 , the level sensing control unit 420 outputs the control signal SEL at a high level. In response to the control signal SEL, the first switching circuit SW 1 is turned on. As a result, the first pull-up resistance R 1 is connected in parallel to the input line IL of the data pin 401 .
- the data bus 504 is high in an initial state, so the initial input signal PLV is also high.
- the data pin 503 of the MMC host 520 is not used in the MMC mode. Therefore, the data bus 504 inside the MMC host 520 is in a floating state.
- the level sensing circuit 410 operates in a similar way as described with reference to FIG. 9A .
- the first pull-up resistance R 1 is connected in parallel to the input line IL of the data pin 501 . Then, the initial input signal PLV becomes high by the first pull-up resistance R 1 because the data bus 504 is in a floating state in an initial state.
- the level sensing control unit 420 outputs the control signal SEL at a high level when the movable storage device 400 is connected to a specific host. Also, the level sensing control unit 420 changes the level of the control signal SEL in response to the initial input signal PLV which is received through the data pin 401 and the input line IL. The level sensing control unit 420 maintains a level of the control signal SEL until the movable storage device 400 is separated from the host. In more detail, the level sensing control unit 420 maintains the control signal SEL high when the initial input signal PLV is high , and maintains the control signal SEL low when the initial input signal PLV is low.
- the MMC interface controller 440 is enabled when the control signal SEL is high, and the USB interface controller 430 is enabled when the control signal SEL is low.
- the interface selection unit 450 selects one of output signals of the USB interface controller 430 and the MMC interface controller 440 and outputs it to the memory controller 460 in response to the control signal SEL.
- the memory controller 460 exchanges data with the host that is connected through one of the USB interface controller 430 and the MMC interface controller 440 , which are selected by the interface selection unit 450 .
- the memory controller 460 controls read and write operations of data to and from the flash memory 470 and erase operation of the data stored in the flash memory 470 .
- the flash memory 470 carries out read, write, and erase operations of data under a control of the memory controller 460 .
- the recognition signal for the USB host generation circuit 480 is either connected in parallel to the input line IL or separated from the input line IL in response to the control signal SEL.
- the recognition signal for the USB host generation circuit 480 is connected to the input line IL only when the movable storage device 400 is connected to the USB host.
- the recognition signal for the USB host generation circuit 480 includes a second pull-up resistance R 2 and a second switching circuit SW 2 .
- the second switching circuit SW 2 can be embodied as a PMOS transistor. In FIG. 8 , the second switching circuit SW 2 is shown as a PMOS transistor.
- the internal voltage VDD and source of the PMOS transistor SW 2 are respectively connected to ends of the second pull-up resistance R 2 .
- the control signal SEL is inputted to a gate of the PMOS transistor SW 2 and a drain of it is connected to the input line IL.
- the PMOS transistor SW 2 is either turned on or off in response to the control signal SEL.
- the second pull-up resistance R 2 is connected in parallel to the input line IL or separated from the input line IL.
- FIG. 10 is a view to explain the operation of the recognition signal for the USB host generation circuit 480 when the movable storage device 400 of FIG. 8 is connected to the USB host 510 .
- the pull-down resistance for the bus Rpd is connected in parallel to the inner data bus 502 that is connected to the data pin 501 of the USB host 510 , as described with reference to FIG. 9A .
- the level sensing control unit 420 outputs the control signal SEL at a low level when the movable storage device 400 operates in the USB host mode, and the second switching circuit SW 2 is turned on in response to the control signal SEL. Consequently, the second pull-up resistance R 2 is connected in parallel to the input line IL of the data pin 401 .
- the second pull-up resistance R 2 is set to have a smaller resistance value than the pull-down resistance for the bus Rpd.
- the internal voltage VDD is divided by the pull-down resistance for the bus Rpd and the second pull-up resistance R 2 , and an input data signal D+ received through the data bus 502 changes from low to high.
- the USB host 510 recognizes that the movable storage device 400 is connected.
- the level sensing control unit 420 when power is supplied after the movable storage device 400 is connected to the USB host 510 or the MMC host 520 , the level sensing control unit 420 outputs the control signal SEL at a high level. As a result, the first switching circuit SW 1 is turned on and the first pull-up resistance R 1 of the level sensing circuit 410 is connected in parallel to the input line IL of the host distinguishing pin, i.e., the data pin 401 . Afterwards, the level sensing control unit 420 decides the level of the initial input signal PLV that is received through the data pin 401 .
- the initial input signal PLV becomes high when the movable storage device 400 is connected to the MMC host 520 because the data bus 504 of the MMC host 520 is high or a floating state.
- the level sensing control unit 420 maintains the control signal SEL high because the initial input signal PLV is high.
- the level sensing control unit 420 maintains the control signal SEL high until the movable storage device 400 is separated from the MMC host 520 .
- the MMC host interface controller 440 is enabled in response to the control signal SEL. Also, the interface selection unit 450 connects the MMC host interface controller 440 and the memory controller 460 in response to the control signal SEL. Furthermore, the first switching circuit SW 1 continues to remain turned on because the control signal SEL is high. Subsequently, the first pull-up resistance R 1 maintains a state in which it is connected in parallel to the input line IL.
- the reason why the first pull-up resistance R 1 remains connected with the input line IL even after the level sensing control unit 420 decides the level of the initial input signal PLV is to change the input line IL in a floating state to high and maintain the input line IL as high when the movable storage device 400 operates in the MMC mode. Then, the movable storage device 400 operates in the MMC host interface mode.
- the level sensing control unit 420 When power is supplied after the movable storage device 400 is connected to the USB host 510 , the level sensing control unit 420 outputs the control signal SEL at a high level initially.
- the first switching circuit SW 1 is turned on in response to the control signal SEL, and the first pull-up resistance R 1 of the level sensing circuit 410 is connected in parallel to the input line IL of the data pin 401 (i.e. the host distinguishing pin).
- the level sensing control unit 420 decides the level of the initial input signal PLV that is received through the data pin 401 . Since the bus for an input data signal D+ 502 of the USB host 510 is initially low, the initial input signal PLV is also low.
- the level sensing control unit 420 decides that the initial input signal PLV is low and outputs the control signal SEL at a low level. Then, the level sensing control unit 420 maintains the control signal SEL low until the movable storage device 400 is separated from the USB host 510 .
- the USB interface controller 430 is enabled in response to the control signal SEL. Also, the interface selection unit 450 connects the USB interface controller 430 and the memory controller 460 in response to the control signal SEL. Again, in response to the control signal SEL, the second switching circuit SW 2 of the recognition signal for the USB host generation circuit 480 is turned on, and the second pull-up resistance R 2 is connected to the input line IL of the data pin 401 .
- the movable storage device 400 operates in the USB host interface mode.
- the movable storage device 400 automatically recognizes the type of the connected host when the movable storage device 400 is connected to the MMC host 520 or the USB host 510 , and can operate in a corresponding host interface mode.
- FIG. 11 is a block diagram of a movable storage device combined with a smart card according to another embodiment of the invention.
- a movable storage device combined with a smart card 600 includes a mode deciding unit 610 , a smart card module 620 , and a memory card module 630 .
- the mode deciding unit 610 is connected to a plurality of signal pins DP 1 through DPK (K is a natural number larger than 1) by input data lines IDL.
- the signal pins DP 1 through DPK include pins for data signals, power pins, and pins for control signals.
- the mode deciding unit 610 decides the level of a first initial input signal INS which is received through the signal pin DP 1 .
- the mode deciding unit 610 output a mode control signal MCTL according to the level of the first initial input signal INS to decide one of a smart card mode and a memory card mode of the movable storage device combined with the smart card 600 .
- the signal pin DP 1 is used as a mode distinguishing pin in the beginning and as a data pin after the mode deciding unit 610 decides an operation mode of the movable storage device combined with the smart card 600 .
- the signal pin DP 1 is shown as a mode distinguishing pin as one example, any one of the signal pins DP 2 through DPK can be used as the mode distinguishing pin.
- the first initial input signal INS shows an initial state of a data bus of a host that is connected to the movable storage device combined with the smart card 600 .
- the mode deciding unit 610 connects the input data lines IDL with one of smart card data lines SDL and memory card data lines MDL.
- the smart card module 620 and the memory card module 630 share the pins for distinguishing modes and power pins among the signal pins DP 1 through PDK.
- the smart card module 620 and the memory card module 630 can share a part of or all of the signal pins DP 1 through PDK.
- the smart card module 620 includes a smart card interface 621 and a smart card controller 622 .
- the smart card interface 621 is connected to the mode deciding unit 610 by the smart card data lines SDL.
- the smart card interface 621 and the smart card controller 622 are enabled or disabled in response to the mode control signal MCTL.
- the smart card controller 622 carries out a command received from a smart card host (not shown) through the smart card interface 621 , and exchanges data with the smart card host.
- the memory card module 630 includes a host determination unit 631 , a plurality of host interface control units FC 1 through FCN, an output selection unit 632 , a memory controller 633 , and a nonvolatile memory 634 .
- the host determination unit 631 is connected to the memory card data lines MDL.
- the host determination unit 631 is either enabled or disabled in response to the mode control signal MCTL. In a memory card mode, the host determination unit 631 decides the level of a second initial input signal (not shown) which is received from pins for distinguishing a host among the signal pins DP 1 through DPK.
- the signal pins DP 1 through DPK includes at least one host distinguishing pin.
- FIG. 11 shows a case where all the signal pins DP 1 through DPK are used as the pins for distinguishing a host. However, only some of the signal pins DP 1 through DPK can be the pins for distinguishing a host. Also, the pins for distinguishing a host are used as ordinary data pins after the host determination unit 631 recognizes the type of the connected memory card host.
- the host determination unit 631 determines the type of the memory card host which is connected according to the level of the second initial input signals received through the pins for distinguishing a host DP 1 through DPK.
- the second initial input signal shows an initial state of a data bus of the connected memory card host.
- the host determination unit 631 recognizes the type of the memory card host which is connected according to the levels of the second initial input signals and outputs selection control signals HCTL 1 through HCTLN (N is a natural number larger than 1). Here, the host determination unit 631 enables and outputs one of the selection control signals HCTL 1 through HCTLN in order to select a host interface control unit that corresponds to a connected memory card host.
- the host interface control units FC 1 through FCN are each connected to the memory card data lines MDL, and are either enabled or disabled in responds to the selection control signals HCTL 1 through HCTLN. Also, the host interface control units FC 1 through FCN include host interfaces IF 1 through IFN and host controllers HC 1 through HCN.
- the output selection unit 632 exchanges data with an enabled host interface control unit, among the host interface control units FC 1 through FCN, and the memory controller 633 in response to the selection control signals HCTL 1 through HCTLN.
- the memory controller 633 exchanges data with a memory card host through the enabled host interface control unit, and controls read, write, and erase operations of data of the nonvolatile memory 634 .
- FIG. 12 is a detailed view of the mode deciding unit 610 of FIG. 11 .
- the mode deciding unit 610 includes a level detector 611 and an input selection unit 612 .
- the level detector 611 decides the level of the first initial input signal INS which is received through the signal pin DP 1 , and according to the results, determine an operation mode of the movable storage device combined with the smart card 600 by outputting a mode control signal MCTL.
- the level detector 611 maintains the output of the mode control signal MCTL until the movable storage device combined with the smart card 600 is separated from the host, after the level detector 611 decides the level of the first initial input signal INS once and determines an operation mode. Also, after the level detector 611 determines an operation mode, the signal pin DP 1 is used as a data pin.
- the input selection unit 612 is connected to the signal pins DP 1 through DPK by the input data lines IDL.
- the input selection unit 612 connects the input data lines IDL to one of the smart card data lines SDL and the memory card data lines MDL in response to the mode control signal MCTL.
- FIG. 13 is a view of the host determination unit 631 and the smart card interface 621 of FIG. 11 and the input selection unit 612 of FIG. 12 .
- the host determination unit 631 includes a level sensing unit 641 and a level sensing control unit 642 .
- the level sensing unit 641 has a first through K th level sensing circuits LS 1 through LSK (K is an integer larger than 1).
- K is an integer larger than 1).
- the level sensing unit 641 has the same number of level sensing circuits as the number of pins for distinguishing a host.
- all signal pins DP 1 through DPK used as pins for distinguishing a host is described as an example.
- the first through K th level sensing circuits LS 1 through LSK are each connected to memory card data lines MDL 1 through MDLK in response to a sensing control signal SCTL.
- the memory card data lines MDL 1 through MDLK are connected to input data lines IDL 1 through IDLK by the input selection unit 612 .
- the input selection unit 612 in FIG. 13 is illustrated as a generalized example for the convenience of explaining.
- the level sensing control unit 642 In response to a mode control signal MCTL, the level sensing control unit 642 outputs the sensing control signal SCTL to the first through K th level sensing circuits LS 1 through LSK. Afterwards, the level sensing control unit 642 determines the level of a second initial input signals SEN 1 through SENK, which are received through the first through K th level sensing circuits LS 1 through LSK.
- the second initial input signals SEN 1 through SENK show initial state of data buses of the connected memory card host.
- the level sensing control unit 642 determines the type of the memory card host which is connected according to the level of the second initial input signals SEN 1 through SENK and outputs selection control signals HCTL 1 through HCTLN.
- the level sensing control unit 642 enables and outputs one of the selection control signals HCTL 1 through HCTLN in order to enable a host interface control unit that corresponds to the determined memory card host.
- The-structure and detailed operation description of the first through K th level sensing circuits LS 1 through LSK of the level sensing unit 641 are omitted because they are substantially the same as the structure and operation of the first level sensing circuit LS 1 of FIGS. 4A through 4C .
- FIG. 14A is a flowchart of an interfacing process 1100 of the movable storage device combined with the smart card 600 of FIG. 11 .
- the signal pins DP 1 through DPK of the movable storage device combined with the smart card 600 connect to the data pins of the host (Step 1110 ).
- a part of the signal pins DP 1 through DPK can be used as the pins for distinguishing mode.
- the signal pin DP 1 used as the mode distinguishing pin is described as an example.
- the level detector 611 of the mode deciding unit 610 of the movable storage device combined with the smart card 600 receives the first initial input signal INS through the mode distinguishing pin DP 1 (Step 1120 ).
- the level detector 611 decides the level of the first initial input signal INS.
- the level detector 611 determines an operation mode by outputting the mode control signal MCTL according to the level of the first initial input signal INS (Step 1130 ).
- the input selection unit 612 of the mode deciding unit 610 connects the input data lines IDL, which are connected to the signal pins DP 1 through DPK, to one of the smart card data lines SDL and the memory card data lines MDL in response to the mode control signal MCTL.
- the input selection unit 612 determines whether the smart card mode is determined in Step 1130 (Step 1140 ).
- the smart card mode is determined in Step 1140
- the movable storage device combined with the smart card 600 operates in the smart card mode (Step 1150 ).
- the smart card interface 621 and the smart card controller 622 of the movable storage device combined with the smart card 600 are enabled in response to the mode control signal MCTL. Since those with ordinary skill in the related art can understand the operation of the smart card, the detailed operation process of Step 1150 is omitted.
- Step 1140 when the smart card mode is not determined in Step 1140 , i.e., when the memory card mode is determined, the movable storage device combined with the smart card 600 operates in the memory card mode (Step 1160 ).
- FIG. 14B is a flowchart of a process of operating in a memory card mode of FIG. 14A in detail.
- the host determination unit 631 of the memory card module 630 receives the second initial input signal through the host distinguishing pin (Step 1161 ).
- some or all of the signal pins DP 1 through DPK can be used as the host distinguishing pin.
- the signal pin DP 1 used as the host distinguishing pin is described as an example.
- the host determination unit 631 is connected to the memory card data line MDL 1 .
- the memory card data line MDL 1 is connected to the input data line IDL 1 by the input selection unit 612 of the mode deciding unit 610 .
- the host determination unit 631 is connected to the host distinguishing pin DP 1 by the memory card data line MDL 1 and the input data line IDL 1 .
- the host determination unit 631 decides the level of the second initial input signal SEN 1 which is received through the host distinguishing pin DP 1 (Step 1162 ). Step 1162 will be described in more detail later with reference to FIG. 14C .
- the host determination unit 631 determines the type of the memory card host which is connected according to the level of the second initial input signal SEN 1 (Step 1163 ). Then, according to the determination result, the host determination unit 631 enables one of the host interface control units FC 1 through FCN by outputting the selection control signals HCTL 1 through HCTLN (Step 1164 ). Afterwards, the movable storage device combined with the smart card 600 operates in a corresponding host interface mode by the enabled host interface control unit (Step 1165 ).
- FIG. 14C is a flowchart of the level decision process 1162 of the second initial input signal of FIG. 14B in detail.
- the operation of the first level sensing circuit LS 1 among the 1 through K th level sensing circuits LS 1 through LSK of the host determination unit 631 will be described mainly.
- the level sensing control unit 642 of the host determination unit 631 enables the sensing control signal SCTL 1 . Consequently, the PMOS transistor PM 1 (see FIG. 4B ) of the first level sensing circuit LS 1 is turned on, and the pull-up resistance Ru is connected in parallel to the memory card data line MDL 1 , which is connected to the host distinguishing pin DP 1 (Step 1171 ).
- the level sensing control unit 642 measures the level of the first input signal IN 1 , which is outputted from the node SNODE (Step 1172 ).
- the level sensing control unit 642 disables the sensing control signal SCTL 1 and enables the sensing control signal SCTL 2 .
- the PMOS transistor PM 1 is turned off and the NMOS transistor NM 1 of the first level sensing circuit LS 1 is turned on, and the pull-down resistance Rd (see FIG. 4C ) is connected in parallel to the memory card data line MDL 1 (Step 1173 ).
- the level sensing control unit 642 measures the level of the second input signal IN 2 , which is outputted from the node SNODE (Step 1174 ).
- the level sensing control unit 642 determines whether both the first and second input signals IN 1 and IN 2 , respectively, are high (Step 1175 ). When both the first and second input signals IN 1 and IN 2 , respectively, are high, the level sensing control unit 642 determines that the second initial input signal SEN 1 is high (Step 1176 ).
- Step 1175 the level sensing control unit 642 determines whether both the first and second input signals IN 1 and IN 2 , respectively, are low (Step 1177 ). In Step 1177 , if both the first and second input signals IN 1 and IN 2 , respectively, are low, the level sensing control unit 642 determines that the second initial input signal SEN 1 is low (Step 1178 ).
- Step 1177 if both the first and second input signals IN 1 and IN 2 , respectively, are not low, i.e., the first input signal IN 1 is high and the second input signal IN 2 is low, the level sensing control unit 642 determines that the second initial input signal SEN 1 is in a floating state (Step 1179 ).
- the level of the second initial input signal SEN 1 shows an initial state of the data bus of the connected memory card host, and the initial state of the data bus is different for each host. Therefore, the level sensing control unit 642 determines the type of the memory card host according to the level of the second initial input signal SEN 1 .
- FIG. 15 is a view illustrating relationships between the movable storage device combined with the smart card of FIG. 11 and hosts.
- the movable storage device combined with the smart card 600 can be connected not only to a smart card host 701 but also to memory card hosts like an MMC host 702 , a SD host 703 , a CF host 704 , and a MSTK host 705 .
- the movable storage device combined with the smart card 600 can be used in all types of hosts apart from hosts that use a movable storage device without a host interface controller.
- FIG. 16A is a table of specifications of a smart card host. Referring to FIG. 16A , specifications for signal pins 2 , 3 , and 4 besides power pins 1 and 5 are shown.
- the signal pin 2 is used as a reset signal pin RST, and the initial state of a data bus connected to the signal pin 2 is low.
- the signal pin 3 is used as a clock signal CLK pin, and the initial state of a data bus connected to the signal pin 3 is not prescribed.
- the signal pin 4 is used as a data signal 10 pin, and the initial state of a data bus connected to the signal pin 4 is high.
- FIG. 16B is a table of specifications of a smart card.
- the smart card includes five pins 1 through 5 connected to respectively correspond to each signal pin 1 through 5 of the smart card host.
- the initial state of the data bus connected to the signal pin 2 which is used for the command signal CMD of the MMC host is different from the initial state of the data bus connected to the signal pin 2 which is used for the reset signal RST of the smart card host.
- the type of the host is determined according to the level of an initial input signal received from the signal pin when the MMC that includes a smart card module is connected to a host.
- FIG. 17 is a view of a movable storage device combined with a smart card according to another embodiment of the invention in which a smart card function is added to an MMC.
- a movable storage device combined with a smart card 800 includes signal pins 801 through 807 , a mode deciding unit 810 , a smart card module 820 , and an MMC module 830 .
- the signal pins 803 , 804 , and 806 are used as pins for supplying power, and the smart card module 820 and the MMC module 830 share signal pins 802 , 805 , and 807 .
- the signal pin 801 is used as a chip selection signal CS pin of the MMC module 830 .
- the mode deciding unit 810 includes a level detector 811 and an input selection unit 812 .
- the level detector 811 When the movable storage device combined with the smart card 800 is connected to a host and is supplied with power, the level detector 811 is enabled, thereby enabling a switching control signal DSB. Then, the level detector 811 decides the level of an initial input signal INS received from an initial input signal line INL, and according to the results, outputs a mode control signal CTL. After the mode deciding unit 810 decides the type of the connected host, it disables the switching control signal DSB, and is disabled while maintaining the output of the mode control signal CTL.
- the input selection unit 812 responds to the mode control signal CTL and connects the signal pins 802 , 805 , and 807 to one of the smart card module 820 and the MMC module 830 .
- the input selection unit 812 will be described later in more detail with reference to FIG. 18 .
- the smart card module 820 includes a smart card interface 821 and a smart card controller 822 .
- the smart card interface 821 and the smart card controller 822 are either enabled or disabled in response to the mode control signal CTL.
- the smart card controller 822 communicates with a smart card host through the smart card interface 821 in a smart card mode.
- the MMC module 830 includes an MMC interface control unit 831 , a memory controller 832 , and a nonvolatile memory 833 .
- the MMC interface control unit 831 has an MMC interface 841 and an MMC controller 842 .
- the MMC interface 841 and the MMC controller 842 are either enabled or disabled in response to the mode control signal CTL. Since those with ordinary skill in the related art can understand the operation of the MMC module 830 , the operation description of the MMC module 830 is omitted.
- FIG. 18 is a detailed view of the input selection unit 812 of FIG. 17 .
- the input selection unit 812 includes a switching unit 861 and a MUX circuit unit 862 .
- the MUX circuit unit 862 has MUX circuits M 1 through M 3 .
- the switching unit 861 connects the signal pin 802 and the initial input signal line INL in response to the switching control signal DSB.
- the switching unit 861 connects the MUX circuit M 1 to the signal pin 802 .
- the MUX circuits M 1 through M 3 outputs signals received through the signal pins 802 , 805 , and 807 to one of the smart card module 820 and the MMC module 830 in response to the mode control signal CTL.
- the MUX circuit M 1 either outputs a command signal CMD received from the signal pin 802 to the MMC module 830 or outputs a reset signal RST received through the signal pin 802 to the smart card module 820 .
- the MUX circuit M 2 outputs a clock signal MDLK received from the signal pin 805 to the MMC module 830 or outputs a clock signal SCLK received through the signal pin 805 to the smart card module 820 .
- the MUX circuit M 3 outputs a data signal DAT received from the signal pin 807 to the MMC module 830 or outputs a data signal 10 received through the signal pin 807 to the smart card module 820 .
- the switching unit 861 can be connected to the signal pin 807 .
- the MUX circuit M 3 outputs a data signal DAT received from the signal pin 807 to the MMC module 830 or outputs a reset signal RST received through the signal pin 807 to the smart card module 820
- the MUX circuit M 1 either outputs a command signal CMD received from the signal pin 802 to the MMC module 830 or outputs a data signal 10 received through the signal pin 802 to the smart card module 820 .
- the level detector 811 of the mode decision unit 810 is enabled. In an initial state, the level detector 811 outputs the mode control signal CTL at a high level, and enables a switching control signal DSB.
- the switching unit 861 of the input selection unit 812 connects the signal pin 802 and the initial input signal line INL. Also, an MMC interface 841 and an MMC controller 842 are enabled when the mode control signal CTL is in a high level. Therefore, the movable storage device combined with the smart card 800 is set as an MMC mode at an initial state in which power is supplied after connecting to a host.
- the level detector 811 decides the level of the initial input signal INS received through the initial input signal line INL.
- the level detector 811 recognizes that the movable storage device combined with a smart card 800 is connected to an MMC host when the initial input signal INS is high and is disabled while maintaining the output of the mode control signal CTL high. Also, the level detector 811 disables the switching control signal DSB.
- the switching unit 861 When the switching control signal DSB is disabled, the switching unit 861 connects the MUX circuit M 1 to the signal pin 802 . Then, the movable storage device combined with a smart card 800 operates in an MMC mode.
- the level detector 811 recognizes that the movable storage device combined with a smart card 800 is connected to a smart card host and outputs the mode control signal CTL in a low level. Then, the level detector 811 disables the switching control signal DSB, and is disabled while maintaining the output of the mode control signal CTL in a low level.
- the switching unit 861 When the switching control signal DSB is disabled, the switching unit 861 connects the MUX circuit M 1 and the signal pin 802 . Also, when the mode control signal CTL is low, the MUX circuits M 1 through M 3 outputs input signals received through the signal pins 802 , 805 , and 807 to the smart card interface 821 . Then, the movable storage device combined with a smart card 800 operates in a smart card mode.
- the movable storage device combined with the smart card 800 when the movable storage device combined with the smart card 800 is connected to a host, it automatically recognizes the type of a host and operates in a corresponding host interface mode.
- the movable storage device combined with the smart card 800 can be used connected not only to an MMC host but also to a smart card host.
- the movable storage device and the movable storage device combined with a smart card capable of being interfaced with multiple hosts, and interfacing methods of the movable storage devices of the invention can be used in a variety of memory card hosts that use different communications protocols from each other or a smart card host.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Electromagnetism (AREA)
- General Health & Medical Sciences (AREA)
- Artificial Intelligence (AREA)
- Computer Vision & Pattern Recognition (AREA)
- General Engineering & Computer Science (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Information Transfer Systems (AREA)
Abstract
A multi-standard protocol storage device can include a non-volatile memory, a first interface controller, a second interface controller, and at least one pin. The non-volatile memory can be accessed according to a non-volatile memory protocol. The first interface controller can be configured to convert first commands in a first standardized protocol to the non-volatile memory protocol and the second interface controller can be configured to convert second commands in a second standardized protocol to the non-volatile memory protocol. The at least one pin of the device is configured to conduct a recognition signal thereon indicating whether the first or second standardized protocol is used by a host coupled thereto and that conducts data signals according to the first and second standardized protocols.
Description
- This application claims the priority of Korean Patent Application Nos. 2003-45412 and 2003-76729, filed on Jul. 4, 2003 and Oct. 31, 2003, respectively, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
- The invention relates to a storage device, and more particularly, to a movable storage device.
- In general, movable storage devices like multimedia cards (MMC), secure digital (SD) memory cards, compact flash (CF) cards, and memory sticks are used in movable digital devices (i.e. hosts) like camcorders, digital cameras, PDAs (personal digital assistance), and MP3s (MPEG-1 Layer 3). The devices communicate with the hosts in different protocols. Therefore, each movable storage device may only be connected to a host that communicates in a corresponding communication protocol. On the other hand, a smart card that communicates in a corresponding communication protocol form can be connected to a smart card host like a mobile phone.
-
FIG. 1 is a view illustrating a relationship between conventional movable storage devices and a smart card and corresponding hosts. Referring toFIG. 1 , an MMC 12 can be connected to anMMC host 11 and aSD memory card 14 can be connected to aSD host 13. Similarly, aCF card 16 can be connected to aCF host 15 and asmart card 18 can be connected to asmart card host 17. - As previously described, conventional movable storage devices cannot be used in hosts that do not communicate using the same protocol. For example, in order for the
MMC 12 to be connected to a PC (not shown), an additional universal serial bus (USB) reader that converts data of theMMC 12 according to protocols used in an USB device (which is a serial interface device used in the PC) may be required. Also, the MMC 12 can support the USB interface, added to an interface controller inside the MMC 12 without having to be equipped with the USB reader additionally. In this case, a method for controlling theMMC 12 to recognize the type of host connected to the device and to make theMMC 12 operate in a corresponding interface mode is needed. In a conventional controlling method, theMMC 12 has an additional pin and theMMC 12 operates in a corresponding interface mode in response to a control signal received from the host through the additional pin. However, the method is inefficient since theMMC 12 has to be equipped with the additional pin and the host has to generate an additional control signal for determining the operation mode of theMMC 12. - Embodiments according to the invention can provide multi-standard protocol storage devices and methods of operating the same. Pursuant to these embodiments, a multi-standard protocol storage device can include a non-volatile memory, a first interface controller, a second interface controller, and at least one pin. The non-volatile memory can be accessed according to a non-volatile memory protocol. The first interface controller can be configured to convert first commands in a first standardized protocol to the non-volatile memory protocol. The second interface controller can be configured to convert second commands in a second standardized protocol to the non-volatile memory protocol. The at least one pin of the multi-standard protocol storage device can be configured to conduct a recognition signal thereon indicating whether the first or second standardized protocol is used by a host. coupled thereto and that conducts data signals according to the first and second standardized protocols.
- In some embodiments according to the invention, the first standardized protocol can be a standardized SmartCard protocol or one of a standardized MultiMedia Card (MMC) protocol, a standardized CompactFlash protocol, a standardized SecureDigital (SD) protocol, and a standardized MemoryStick protocol. In some embodiments according to the invention, the second standardized protocol can be a standardized SmartCard protocol or one of a standardized MMC protocol, a standardized CF protocol, a standardized SD protocol, and a standardized MS protocol.
- In some embodiments according to the invention, the multi-standard protocol storage device can further include a plurality of pins and an interface recognition unit. The plurality of pins can be configured to conduct a plurality of signals thereon. The interface recognition unit can be coupled to the plurality of pins and configured to determine whether a host protocol used by a host coupled to the plurality of pins comprises a standardized SmartCard protocol or one of a standardized MultiMedia Card (MMC) protocol, a standardized CompactFlash protocol, a standardized SecureDigital (SD) protocol, and a standardized MemoryStick protocol.
- In some embodiments according to the invention, the interface recognition unit can include a first level sensing circuit and a second level sensing circuit. The first level sensing circuit can be coupled to one of the plurality of pins and configured to pull-up a signal on the one of the plurality of pins through a pull-up load responsive to a first enable signal to provide a first voltage level for the signal. The second level sensing circuit can be coupled to one of the plurality of pins and configured to pull-down the signal on the one of the plurality of pins through a pull-down load responsive to a second enable signal to provide a second voltage level for the signal.
- In some embodiments according to the invention, the interface recognition unit can be further configured to determine a type of the host based on the first and second voltage levels and enable the first or second host controller based on the determined type of host. In some embodiments according to the invention, the interface recognition unit can be configured to determine that the type is a first type of host if the first and second voltage levels are logical high, or that the type is a second type of host if the first and second voltage levels are logical low, or that the type is a third type of host if the first voltage level is logical high and the second voltage level is logical low, or that the type is a fourth type of host if the first voltage level is logical low and the second voltage level is logical high.
- In some embodiments according to the invention, the first standardized protocol can be a Universal Serial Bus (USB) standardized protocol and the second standardized protocol can be an MMC standardized protocol. In some embodiments according to the invention, the multi-standard protocol storage device can further include a plurality of pins, a first level sensing circuit, and a second level sensing circuit. The plurality of pins can be configured to conduct a plurality of signals thereon. The first level sensing circuit can be coupled to one of the plurality of pins and configured to pull-up a signal on the one of the plurality of pins through a first pull-up load responsive to a first state of an enable signal to provide a first voltage level for the signal. The second level sensing circuit can be coupled to one of the plurality of pins and configured to pull-up the signal through a second pull-up load, that is less than the first pull-up load, responsive to a second state of the enable signal to provide a second voltage level for the signal.
- In some embodiments according to the invention, the first pull-up load is greater than a pull-down load included in a host coupled to the first pull-up load via the one of the plurality of pins. In some embodiments according to the invention, the second pull-up load is less than the pull-down load.
- In some embodiments according to the invention, the second level sensing circuit is enabled responsive to the multi-standard protocol storage device being coupled to an USB standardized host. In some embodiments according to the invention, the non-volatile memory and the first and second interface controllers are included in a single housing.
-
FIG. 1 is a view illustrating relationships between conventional movable storage devices and a smart card and corresponding hosts; -
FIG. 2 is a block diagram of a movable storage device according to an embodiment of the invention; -
FIG. 3 is a block diagram of an interface automatic recognition unit and a memory controller ofFIG. 2 ; -
FIG. 4A is a detailed view of a first level sensing circuit, a level sensing control unit, and a host ofFIG. 3 ; -
FIGS. 4B and 4C are views to explain an operation of the first level sensing circuit ofFIG. 4A ; -
FIG. 5A is a flowchart of an interface process of the movable storage device ofFIG. 2 ; -
FIG. 5B is a flowchart of a level deciding process of an initial input signal ofFIG. 5A in detail; -
FIG. 6 is a view illustrating relationships between the movable storage device ofFIG. 2 and hosts; -
FIG. 7A is a table showing specifications of a multimedia card (MMC) host; -
FIG. 7B is a table showing specifications of a universal serial bus (USB) host; -
FIG. 7C is a table showing specifications of an MMC; -
FIG. 7D is a table showing specifications of a USB device; -
FIG. 8 is a view of a movable storage device according to another embodiment of the invention; -
FIG. 9A is a view to explain an operation of a level sensing circuit when the movable storage device ofFIG. 8 is connected to a USB host; -
FIGS. 9B and 9C are views to explain an operation of a level sensing circuit when the movable storage device ofFIG. 8 is connected to an MMC host; -
FIG. 10 is a view to explain an operation of a recognition signal for a USB host generation circuit when the movable storage device ofFIG. 8 is connected to the USB host; -
FIG. 11 is a block diagram of a movable storage device combined with a smart card according to another embodiment of the invention; -
FIG. 12 is a detailed view of a mode deciding unit ofFIG. 11 ; -
FIG. 13 is a view of a host determination unit and a smart card interface ofFIG. 11 , and an input selection unit ofFIG. 12 ; -
FIG. 14A is a flowchart of an interfacing process of the movable storage device combined with the smart card ofFIG. 11 ; -
FIG. 14B is a flowchart of an operating process in a memory card mode ofFIG. 14A ; -
FIG. 14C is a flowchart of a level decision process of a second initial input signal ofFIG. 14B ; -
FIG. 15 is a view illustrating relationships between the movable storage device combined with the smart card ofFIG. 11 and hosts; -
FIG. 16A is a table of specifications of a smart card host; -
FIG. 16B is a table of specifications of a smart card; -
FIG. 17 is a view of a movable storage device combined with a smart card according to another embodiment of the invention; and -
FIG. 18 is a detailed view of an input selection unit ofFIG. 17 . - The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. However, this invention should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. Thus, a first element could be termed a second element without departing from the teachings of the present invention.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
-
FIG. 2 is a block diagram of a movable storage device (or multi-standard protocol storage device) according to an embodiment of the invention. Referring toFIG. 2 , amovable storage device 100 includes a plurality of data pins DP1 through DPK, an interfaceautomatic recognition unit 110, ahost interface unit 120, amemory controller 130, and anonvolatile memory 140. Thehost interface unit 120 has first through Nth host interface controllers HI1 through HIN (N is an integer larger than 1). - The data pins DP1 through DPK (K is an integer larger than 1) are connected to data pins (not shown) of a host (not shown). At least one or more data pins DP1 through DPK can be used as a host distinguishing pin in the
movable storage device 100. In themovable storage device 100 ofFIG. 2 , the plurality of data pins DP1 through DPK are used as the host distinguishing pins (that can conduct recognition signals used to determine the type of host and, therefore, the standard protocol to be used in communicating therewith). Also, after deciding the type of a host is connected to themovable storage device 100, the data pins DP1 through DPK are used as ordinary data pins. - When the
movable storage device 100 is connected to the host, the interfaceautomatic recognition unit 110 decides the type of the host that is connected according to a level of initial input signals received through the data pins DP1 through DPK (i.e., host distinguishing pins conducting recognition signals). Here, the initial input signal shows an initial state of a data bus inside the connected host. Also, depending on the results of the decision, the interfaceautomatic recognition unit 110 enables one of the first through Nth host interface controllers HI1 through HIN. In more detail, depending on the results of the decision, the interfaceautomatic recognition unit 110 enables one of selection signals SEL1 through SELN (N is an integer larger than 1). In response to one signal enabled among the selection signals SEL1 through SELN, one of the first through Nth host interface controllers HI1 through HIN is enabled. For example, when the selection signal SEL1 is enabled, in response to the selection signal SEL1, the first host interface controller HI1 is enabled. The interfaceautomatic recognition unit 110 outputs an output signal HO1 that is received from the enabled first host interface controller HI1 to thememory controller 130. - Although
FIG. 2 shows the interfaceautomatic recognition unit 110 receiving the output signal HO1 and then outputting the output signal HO1 to thememory controller 130, the output signal HO1 can be directly inputted to thememory controller 130. - The first through Nth host interface controllers HI1 through HIN use different communications protocols from each other, and each supports communications with hosts that use corresponding communications protocols.
- The
memory controller 130 exchanges data with a host that is connected through one selected from the first through Nth host interface controllers HI1 through HIN, and controls read and write operations of data to and from thenonvolatile memory 140 and erase operation of the data stored in thenonvolatile memory 140. Thenonvolatile memory 140 reads, writes, and erases the data under a control of thememory controller 130. InFIG. 2 , a signal pass in which thememory controller 130 transmits data to a host that is connected through one selected from the first through Nth host interface controllers HI1 through HIN is omitted in order to simplify the drawing. -
FIG. 3 is a block diagram of the interface automatic recognition unit (110) and thememory controller 130 ofFIG. 2 . Referring toFIG. 3 , the interfaceautomatic recognition unit 110 includes alevel detection unit 111, a levelsensing control unit 112, and aninterface selection unit 113. Thelevel detection unit 111 has a first through Kth level sensing circuits LS1 through LSK (K is an integer). Thelevel detection unit 111 has the same number of level sensing circuits as host distinguishing pins. - Input lines IL1 through ILK are connected to the respective host distinguishing pins, i.e., the data pins DP1 through DPK. The first through Kth level sensing circuits LS1 through LSK respond to control signals SCTL1 and SCTL2 and are each connected to the input lines IL1 through ILK or each separated from the input lines IL1 through ILK.
- When the data pins DP1 through DPK are connected to a host (not shown), the level
sensing control unit 112 generates the control signals SCTL1 and SCTL2 and decides the level of initial input signals PLV1 through PLVK that are received through the first through Kth level sensing circuits LS1 through LSK. Here, the initial input signals PLV1 through PLVK show an initial state of a data bus inside the connected host. - The level
sensing control unit 112 decides the type of the host which is connected according to the level of the initial input signals PLV1 through PLVK, and outputs selection signals SEL1 through SELN in order to enable a host interface controller which corresponds to the type of the host. Then, the levelsensing control unit 112 enables one of the selection signals SEL1 through SELN and outputs it. - In response to one signal that is enabled among selection signals SEL1 through SELN, the
interface selection unit 113 selects one of output signals HO1 through HON the first through Nth host interface controllers HI1 thorough HIN (seeFIG. 2 ) and outputs it to thememory controller 130. - Next, the structure and detailed operations of the
level detection unit 111 and the levelsensing control unit 112 will be described with reference toFIGS. 4A and 4B .FIG. 4A is a view of the first level sensing circuit LS1, the levelsensing control unit 112, and ahost 210. Here, the structure and detailed operations of the second through Kth level sensing circuits LS2 through LSK are substantially the same as the structure and operations of the first level sensing circuit LS1. Referring toFIG. 4A , the data pin DP1 of themovable storage device 100 is connected to a data pin P1 of thehost 210, and the input line IL1 is further connected to the data pin DP1. Here, when thehost 210 is connected to themovable storage device 100, the data pin DP1 is initially used as a host distinguishing pin and after themovable storage device 100 decides the type of thehost 210, the data pin DP1 is used as an ordinary data pin. - In
FIG. 4A , the first level sensing circuit LS1 includes afirst sensing circuit 151 and asecond sensing circuit 152. Thefirst sensing circuit 151 has a pull-up resistance Ru (or first load) and a first switching circuit PM1, and thesecond sensing circuit 152 has a pull-down resistance Rd (or second load) and a second switching circuit NM1. The first switching circuit PM1 can be a PMOS transistor and the second switching circuit NM1 can be a NMOS transistor. InFIG. 4A , the first and second switching circuits PM1 and NM1, respectively, are each referred to as PMOS and NMOS transistors, respectively. - An internal voltage VDD and a source of the PMOS transistor PM1 are respectively connected to both ends of the pull-up resistance Ru. A ground voltage and a source of the NMOS transistor NM1 are respectively connected to both ends of the pull-down resistance Rd. Drains of the PMOS and NMOS transistors PM1 and NM1 are connected to a node SNODE of the input line IL1. Additionally, the control signal SCTL1 is inputted to a gate of the PMOS transistor PM1, and the control signal SCTL2 is inputted to a gate of the NMOS transistor NM1.
- The PMOS transistor PM1 responds to the control signal SCTL1 and is turned on or off. As a result, the pull-up resistance Ru is connected in parallel to the input line IL1 or separated from the input line IL1. When the pull-up resistance Ru is connected to the input line IL1, the internal voltage VDD is supplied to the input line IL1. The NMOS transistor NM1 responds to the control signal SCTL2 and is turned on or off. Consequently, the pull-down resistance Rd is connected in parallel to the input line IL1 or separated from the input line IL1. When the pull-down resistance Rd is connected to the input line IL1, the ground voltage is supplied to the input line IL1.
- On the other hand, an initial input signal PLV1 from the
host 210 is inputted to the levelsensing control unit 112 through the data pin DP1 and the node SNODE. Although it is not illustrated inFIG. 4A , a pull-down resistance for a bus (not shown) can be connected in parallel to a data bus (not shown) inside thehost 210, which is connected to a data pin P1 of thehost 210. In this case, the pull-up resistance Ru of thefirst sensing circuit 151 has a resistance value much higher than the pull-down resistance for the bus. For example, when the pull-down resistance for the bus is 15 kΩ, the pull-up resistance Ru can be set to 1 MΩ. If a resistance value of the pull-up resistance Ru is set much higher than the pull-down resistance for the bus, the pull-up resistance Ru does not affect the level of the initial input signal PLV1. In other words, when the initial input signal PLV1 is high, even if the pull-up resistance Ru is connected to the input line IL1, the initial input signal PLV1 is maintained high. Conversely, when the initial input signal PLV1 is low, even if the pull-up resistance Ru is connected to the input line IL1, the initial input signal PLV1 is maintained low. - Similarly, although it is not illustrated in
FIG. 4A , a pull-up resistance for a bus (not shown) can be connected in parallel to the data bus inside thehost 210 which is connected to the data pin P1. In this case, the pull-down resistance Rd of thesecond sensing circuit 152 has a resistance value much higher than the pull-up resistance for the bus. For example, when the pull-up resistance for the bus is 15 kΩ, the pull-down resistance Rd can be set to 1 MΩ. If a resistance value of the pull-down resistance Rd is set much higher than the pull-up resistance for the bus, the pull-down resistance Rd does not affect the level of the initial input signal PLV1. -
FIGS. 4B and 4C are views to explain an operation of the first level sensing circuit LS1 ofFIG. 4A .FIG. 4B shows when the control signal SCTL1 is enabled, the PMOS transistor PM1 is turned on and the pull-up resistance Ru is connected to the input line IL1. Also,FIG. 4C shows when the control signal SCTL2 is enabled, the MNOS transistor NM1 is turned on and the pull-down resistance Rd is connected to the input line IL1. - When the
movable storage device 100 is connected to thehost 210, the levelsensing control unit 112 alternately enables the control signals SCTL1 and SCTL2. As a result, after the pull-up resistance Ru is connected in parallel to the input line IL1, as seen inFIG. 4B , the pull-down resistance Rd is connected in parallel to the input line IL1, as seen inFIG. 4C . - When the pull-up resistance Ru is connected to the input line IL1, the level
sensing control unit 112 measures the level of a first input signal IN1 received from the node SNODE. Also, when the pull-down resistance Rd is connected to the input line IL1, the levelsensing control unit 112 measures the level of a second input signal IN2 received from the node SNODE. The levelsensing control unit 112 decides the level of the initial input signal PLV1 according to the levels of the first and second input signals IN1 and IN2, respectively. In more detail, when both of the first and second input signals IN1 and IN2, respectively, are high, the levelsensing control unit 112 decides that the initial input signal PLV1 is high. Also, when both of the first and second input signals IN1 and IN2, respectively, are low, the levelsensing control unit 112 decides that the initial input signal PLV1 is low. Also, when the first input signal IN1 is high and the second input signal IN2 is low, the levelsensing control unit 112 decides that the initial input signal PLV1 is in a floating state. In this case, the initial state of the data bus, which is inside thehost 210 that is connected to the data pin P1, is in a floating state. - The level
sensing control unit 112 decides the type of thehost 210, which is connected according to the level of the initial input signal PLV1 (or recognition signal), and enables one of the selection signals SEL1 through SELN to enable a host interface controller that corresponds to the host. For example, when a first host interface controller HI1 corresponds to thehost 210, the levelsensing control unit 112 enables the selection signal SEL1 and outputs it. - Additionally, after deciding the type of the
host 210, the levelsensing control unit 112 disables all the control signals SCTL1 and SCTL2. Consequently, both the PMOS and NOMS transistors PM1 and NM1, respectively, are turned off and the full up and pull-down resistances Ru and Rd are both separated from the input line IL1. Afterwards, the data pin DP1 operates in an ordinary data pin. Also, the levelsensing control unit 112 maintains the output of the selection signal SEL1 until themovable storage device 100 is separated from thehost 210. -
FIG. 5A is a flowchart of aninterfacing process 300 of themovable storage device 100 ofFIG. 2 . Referring toFIG. 5A , the data pins DP1 through DPK of themovable storage device 100 are connected to the data pins of the host 210 (Step 310). Here, some or all the data pins DP1 through DPK can be used as the host distinguishing pins. InFIG. 5A , as an example, all of the data pins DP1 through DPK are used as the host distinguishing pins. - The interface
automatic recognition unit 110 of themovable storage device 100 decides the level of initial input signals PLV1 through PLVK that are received through the host distinguishing pins DP1 through DPK (Step 320). Step 320 will be described in more detail with reference toFIG. 5B later. - The interface
automatic recognition unit 110 decides the type of thehost 210, which is connected according to the level of the initial input signals PLV1 through PLVK (Step 330). The interfaceautomatic recognition unit 110 selects a host interfacing controller that corresponds to thehost 210 from among the first through Nth host interface controllers HI1 through HIN and enables it (Step 340). Afterwards, themovable storage device 100 operates in a corresponding host interface mode by the corresponding host interface controller which is enabled by the interfaceautomatic recognition unit 110 until themovable storage device 100 is separated from the host 210 (Step 350). -
FIG. 5B is a flowchart of the level deciding process (Step 320) of the initial input signal ofFIG. 5A in detail. InFIG. 5B , an operation of the first level sensing circuit LS1 of the interfaceautomatic recognition unit 110 will be mainly described. The second through Kth level sensing circuits LS2 through LSK of the interfaceautomatic recognition unit 110 operates in the same way as the first level sensing circuit LS1. - First, as illustrated in
FIGS. 4A and 4B , the levelsensing control unit 112 of the interfaceautomatic recognition unit 110 enables the control signal SCTL1. As a result, the PMOS transistor PM1 is turned on, and a pull-up resistance Ru is connected in parallel to the input line IL1 of the host distinguishing pin DP1 (Step 321). Then, the levelsensing control unit 112 measures the level of the first input signal IN1 which is received from the node SNODE of the input line IL1 (Step 322). Next, the levelsensing control unit 112 disables the control signal SCTL1 and enables the control signal SCTL2. Consequently, the PMOS transistor PM1 is turned off and the NMOS transistor NM1 is turned on and the pull-down resistance Rd is connected in parallel to the input line IL1 (Step 323). Here, the levelsensing control unit 112 measures the level of the second input signal IN2 which is received from the node SNODE of the input line IL1 (Step 324). - Afterwards, the level
sensing control unit 112 decides whether both the first and second input signals IN1 and IN2, respectively, are high (Step 325). If both the first and second input signals IN1 and IN2, respectively, are high, the levelsensing control unit 112 decides that the initial input signal PVL1 is high (Step 326). - Also, in
Step 325, if both the first and second input signals IN1 and IN2, respectively, are not high, the levelsensing control unit 112 decides whether both the first and second input signals IN1 and IN2, respectively, are low (Step 327). If both the first and second input signals IN1 and IN2, respectively, are low, the levelsensing control unit 112 decides that the initial input signal PVL1 is low (Step 328). - In
Step 327, if both the first and second input signals IN1 and IN2, respectively, are not low (i.e. one of the first and second input signals IN1 and IN2 is high and the other is low), the levelsensing control unit 112 decides that the initial input signal PVL1 is in a floating state (Step 329). - Here, the level of the initial input signal PVL1 shows an initial state of the data bus of the
host 210 and the initial state of the data bus is different for each host. Thus, the levelsensing control unit 112 can decide the type of the host according to the level of the initial input signal PVL1. -
FIG. 6 is a view illustrating relationships between the movable storage device ofFIG. 2 and hosts. Referring toFIG. 6 , themovable storage device 100 can be connected to one of a multimedia card (MMC)host 220, a secure digital (SD)host 230, a compact flash (CF)host 240, and a memory stick (MSTK)host 250. In other words, themovable storage device 100 can be used in various hosts that use different communications protocols from each other. Also, themovable storage device 100 can be used in all types of hosts apart from hosts that use a movable storage device without a host interface controller. It will also be understood the hosts can each use respective standardized protocols to communicate. For example, MSTK can use a standard MSTK communications protocol so that any device can be interfaced to use an MSTK if the device uses the standard MSTK communications protocol for communications therewith. -
FIG. 7A is a table showing specifications of an MMC host. Referring toFIG. 7A , the MMC host supports an MMC mode or a serial peripheral interface (SPI) mode. The table inFIG. 7A shows specifications of data pins 1, 2, 5, and 7 excluding power pins 3, 4, and 6. First, the specifications of the MMC host in the MMC mode will be explained. Thedata pin 1 is not used and the initial state of the data bus, which is connected to thedata pin 1, is a floating state or high. Thedata pin 2 is used as a command signal CMD pin, thedata pin 5 is used as a clock signal CLK pin, and thedata pin 7 is used as a data DAT pin each, and the initial state of the data bus connected to each of the data pin is high. - Next, the specifications of the MMC host in the SPI mode will be explained. The
data pin 1 is used as a chip selection signal CS pin, and the initial state of the data bus, which is connected to thedata pin 1, is high. Also, thedata pin 2 is used as a input data signal DI pin and thedata pin 5 is used as a clock signal SCLK pin each, and the initial state of the data bus connected to each of the data pin is high. Thedata pin 7 is used as an output data signal DO pin and the initial state of the data bus connected to thedata pin 7 is not prescribed. -
FIG. 7B is a table showing specifications of a universal serial bus (USB) host. The table inFIG. 7B shows specifications ofdata pins data pin 2 is used as an input data signal D− pin and the initial state of the data bus connected to thedata pin 2 is low. Thedata pin 3 is used as an input data signal D+ pin and the initial state of the data bus connected to thedata pin 3 is also low. -
FIG. 7C is a table showing specifications of an MMC. Referring toFIG. 7C , the MMC includes sevenpins 1 through 7 and supports an MMC mode and an SPI mode. Thepins 1 through 7 of the MMC are each connected to corresponding data pins 1 through 7 of the MMC host. -
FIG. 7D is a table showing specifications of a USB device. Referring toFIG. 7D , the USB device includes fourpins 1 through 4 respectively connected to corresponding data pins 1 through 4 of the USB host. - As seen in
FIGS. 7A and 7B , the initial state of the data bus connected to thedata pin 1 which is used for the chip selection signal CS of the MMC host is different from the initial state of the data bus connected todata pin -
FIG. 8 is a view of a movable storage device according to another embodiment of the invention in which the movable storage device includes a USB and MMC interface controllers. InFIG. 8 , a case in which a USB interface function is added to the MMC is illustrated. Referring toFIG. 8 , amovable storage device 400 includes a plurality of data pins 401 through 407, alevel sensing circuit 410, a levelsensing control unit 420, aUSB interface controller 430, anMMC interface controller 440, and aninterface selection unit 450. Additionally, themovable storage device 400 further includes amemory controller 460, aflash memory 470, and a recognition signal for a USBhost generation circuit 480. The data pins 403, 404, and 406 are used as pins for power supply, and the USB and MMC interface controllers 530 and 540, respectively, share the data pins 403, 404, and 406. - When the
movable storage device 400 is connected to a USB host, thedata pin 401 is used as an input data signal D+ pin, and one of the data pins 402, 405, and 407 is used as an input data signal D− pin. When themovable storage device 400 is connected to a USB host, thedata pin 401 is used as an input data signal D− pin, and one of the data pins 402, 405, and 407 can be used as an input data signal D+ pin. - Also, the recognition signal for the USB
host generation circuit 480 is connected to an input line IL of thedata pin 401 when themovable storage device 400 operates in a USB host interface mode and thedata pin 401 is used as the input data signal D+ pin. - The recognition signal for the USB
host generation circuit 480 can be connected to an input line of one of the data pins 402, 405, and 407 when themovable storage device 400 operates in a USB host interface mode and one of the data pins 402, 405, and 407 is used as the input data signal D+ pin. - On the other hand, the
data pin 401 is not used when themovable storage device 400 is connected to an MMC host and operates in an MMC mode, and thedata pin 401 is used as a chip selection signal CS pin when themovable storage device 400 is connected to an MMC host and operates in an SPI mode. Also, thedata pin 402 is used as a command CMD pin in the MMC mode, and used as an input data signal DI pin in the SPI mode. Additionally, the data pins 405 and 407 are each used as a clock signal CLK pin and a data signal DAT pin, respectively, in the MMC mode, and are each used as a clock signal pin SCLK and an output signal DO pin, respectively, in the SPI mode. - Here, the
data pin 401 is used as a host distinguishing pin initially when themovable storage device 400 is connected to a host and after themovable storage device 400 decides the type of the connected host, thedata pin 401 is used as an ordinary data pin. - In short, the
USB interface controller 430 and theMMC interface controller 440 share the data pins 401, 402, 405, and 407 and the power pins 403, 404, and 406. - The
level sensing circuit 410 includes a first pull-up resistance R1 and a first switching circuit SW1. The first switching circuit SW1 can be embodied as a NMOS transistor. InFIG. 8 , the first switching circuit SW1 is shown as the NMOS transistor. An internal voltage VDD and a drain of the NMOS transistor SW1 are respectively connected to ends of the first pull-up resistance R1. - A control signal SEL is inputted to a gate of the NMOS transistor SW1, and a source of the NMOS transistor SW1 is connected to the input line IL. The NMOS transistor SW1 is either turned on or off in response to the control signal SEL. Thus, the first pull-up resistance R1 is connected in parallel to the input line IL or separated from the input line IL. The operation of the
level sensing circuit 410 will be described in more detail with reference toFIGS. 9A through 9C . -
FIG. 9A is a view to explain an operation of a level sensing circuit when the movable storage device ofFIG. 8 is connected to a USB host. Referring toFIG. 9A , thedata pin 401 of themovable storage device 400 is connected to adata pin 501 of aUSB host 510. A pull-down resistance Rpd for a bus is usually connected in parallel to aninner data bus 502 which is connected to thedata pin 501. The reason for doing so is to maintain thedata bus 502 low in an initial state. - When the
movable storage device 400 is connected to theUSB host 510, the levelsensing control unit 420 outputs the control signal SEL at a high level and turns on the NMOS transistor SW1. As a result, the first pull-up resistance R1 is connected in parallel to the input line IL of thedata pin 401. Here, since thedata bus 502 is low in an initial state, an initial input signal PLV is also low. - The first pull-up resistance R1 is set to have a resistance value much larger than the pull-down resistance for the bus Rpd so that the first pull-up resistance R1 does not effect the level of the initial input signal PLV. If the first pull-up resistance R1 has a resistance value smaller than the pull-down resistance for the bus Rpd, when the internal voltage VDD is divided by the first pull-up resistance R1 and the pull-down resistance for the bus Rpd, a much higher voltage is dropped to the pull-down resistance for the bus Rpd than the first pull-up resistance R1. Consequently, the initial input signal PLV is changed from low to high.
-
FIGS. 9B and 9C are views to explain an operation of the level sensing circuit when the movable storage device ofFIG. 8 is connected to an MMC host. In more detail,FIG. 9B shows anMMC host 520 and themovable storage device 400 operating in an SPI mode andFIG. 9C shows anMMC host 520 and themovable storage device 400 operating in an MMC mode. - Referring to
FIG. 9B , a pull-up resistance for a bus Rpu is usually connected in parallel to aninner data bus 504 which is connected to adata pin 503 of theMMC host 520. The internal voltage VDD and a drain of an open drain NMOS transistor N are respectively connected to ends of the pull-up resistance for the bus Rpu. A bias voltage VB is inputted to a gate of the open drain NMOS transistor N and a source of it is connected to a ground voltage. Initially, the open drain NMOS transistor N is turned off. Thus, the initial state of theinner data bus 504 of theMMC host 520, i.e., the chip selection signal CS, is maintained high by the pull-up resistance for the bus Rpu. - When the
movable storage device 400 is connected to theMMC host 520, the levelsensing control unit 420 outputs the control signal SEL at a high level. In response to the control signal SEL, the first switching circuit SW1 is turned on. As a result, the first pull-up resistance R1 is connected in parallel to the input line IL of thedata pin 401. Here, thedata bus 504 is high in an initial state, so the initial input signal PLV is also high. - Next, referring to
FIG. 9C , thedata pin 503 of theMMC host 520 is not used in the MMC mode. Therefore, thedata bus 504 inside theMMC host 520 is in a floating state. Here, thelevel sensing circuit 410 operates in a similar way as described with reference toFIG. 9A . As a result, the first pull-up resistance R1 is connected in parallel to the input line IL of thedata pin 501. Then, the initial input signal PLV becomes high by the first pull-up resistance R1 because thedata bus 504 is in a floating state in an initial state. - Again referring to
FIG. 8 , the levelsensing control unit 420 outputs the control signal SEL at a high level when themovable storage device 400 is connected to a specific host. Also, the levelsensing control unit 420 changes the level of the control signal SEL in response to the initial input signal PLV which is received through thedata pin 401 and the input line IL. The levelsensing control unit 420 maintains a level of the control signal SEL until themovable storage device 400 is separated from the host. In more detail, the levelsensing control unit 420 maintains the control signal SEL high when the initial input signal PLV is high , and maintains the control signal SEL low when the initial input signal PLV is low. - The
MMC interface controller 440 is enabled when the control signal SEL is high, and theUSB interface controller 430 is enabled when the control signal SEL is low. - The
interface selection unit 450 selects one of output signals of theUSB interface controller 430 and theMMC interface controller 440 and outputs it to thememory controller 460 in response to the control signal SEL. - The
memory controller 460 exchanges data with the host that is connected through one of theUSB interface controller 430 and theMMC interface controller 440, which are selected by theinterface selection unit 450. In addition, thememory controller 460 controls read and write operations of data to and from theflash memory 470 and erase operation of the data stored in theflash memory 470. Theflash memory 470 carries out read, write, and erase operations of data under a control of thememory controller 460. - The recognition signal for the USB
host generation circuit 480 is either connected in parallel to the input line IL or separated from the input line IL in response to the control signal SEL. The recognition signal for the USBhost generation circuit 480 is connected to the input line IL only when themovable storage device 400 is connected to the USB host. The recognition signal for the USBhost generation circuit 480 includes a second pull-up resistance R2 and a second switching circuit SW2. The second switching circuit SW2 can be embodied as a PMOS transistor. InFIG. 8 , the second switching circuit SW2 is shown as a PMOS transistor. The internal voltage VDD and source of the PMOS transistor SW2 are respectively connected to ends of the second pull-up resistance R2. The control signal SEL is inputted to a gate of the PMOS transistor SW2 and a drain of it is connected to the input line IL. The PMOS transistor SW2 is either turned on or off in response to the control signal SEL. Thus, the second pull-up resistance R2 is connected in parallel to the input line IL or separated from the input line IL. - The operation of the recognition signal for the USB
host generation circuit 480 will be described in more detail with reference toFIG. 10 .FIG. 10 is a view to explain the operation of the recognition signal for the USBhost generation circuit 480 when themovable storage device 400 ofFIG. 8 is connected to theUSB host 510. Referring toFIG. 10 , the pull-down resistance for the bus Rpd is connected in parallel to theinner data bus 502 that is connected to thedata pin 501 of theUSB host 510, as described with reference toFIG. 9A . The levelsensing control unit 420 outputs the control signal SEL at a low level when themovable storage device 400 operates in the USB host mode, and the second switching circuit SW2 is turned on in response to the control signal SEL. Consequently, the second pull-up resistance R2 is connected in parallel to the input line IL of thedata pin 401. - Here, the second pull-up resistance R2 is set to have a smaller resistance value than the pull-down resistance for the bus Rpd. As a result, the internal voltage VDD is divided by the pull-down resistance for the bus Rpd and the second pull-up resistance R2, and an input data signal D+ received through the
data bus 502 changes from low to high. When the level of the input data signal D+ changes, theUSB host 510 recognizes that themovable storage device 400 is connected. - Next, the operation process of the
movable storage device 400 with previous mentioned features will be described. First, when power is supplied after themovable storage device 400 is connected to theUSB host 510 or theMMC host 520, the levelsensing control unit 420 outputs the control signal SEL at a high level. As a result, the first switching circuit SW1 is turned on and the first pull-up resistance R1 of thelevel sensing circuit 410 is connected in parallel to the input line IL of the host distinguishing pin, i.e., thedata pin 401. Afterwards, the levelsensing control unit 420 decides the level of the initial input signal PLV that is received through thedata pin 401. - The initial input signal PLV becomes high when the
movable storage device 400 is connected to theMMC host 520 because thedata bus 504 of theMMC host 520 is high or a floating state. The levelsensing control unit 420 maintains the control signal SEL high because the initial input signal PLV is high. The levelsensing control unit 420 maintains the control signal SEL high until themovable storage device 400 is separated from theMMC host 520. - The MMC
host interface controller 440 is enabled in response to the control signal SEL. Also, theinterface selection unit 450 connects the MMChost interface controller 440 and thememory controller 460 in response to the control signal SEL. Furthermore, the first switching circuit SW1 continues to remain turned on because the control signal SEL is high. Subsequently, the first pull-up resistance R1 maintains a state in which it is connected in parallel to the input line IL. Here, the reason why the first pull-up resistance R1 remains connected with the input line IL even after the levelsensing control unit 420 decides the level of the initial input signal PLV is to change the input line IL in a floating state to high and maintain the input line IL as high when themovable storage device 400 operates in the MMC mode. Then, themovable storage device 400 operates in the MMC host interface mode. - Next, the operation of the
movable storage device 400 when themovable storage device 400 is connected to theUSB host 510 will be described. When power is supplied after themovable storage device 400 is connected to theUSB host 510, the levelsensing control unit 420 outputs the control signal SEL at a high level initially. The first switching circuit SW1 is turned on in response to the control signal SEL, and the first pull-up resistance R1 of thelevel sensing circuit 410 is connected in parallel to the input line IL of the data pin 401 (i.e. the host distinguishing pin). Afterwards, the levelsensing control unit 420 decides the level of the initial input signal PLV that is received through thedata pin 401. Since the bus for an input data signalD+ 502 of theUSB host 510 is initially low, the initial input signal PLV is also low. - The level
sensing control unit 420 decides that the initial input signal PLV is low and outputs the control signal SEL at a low level. Then, the levelsensing control unit 420 maintains the control signal SEL low until themovable storage device 400 is separated from theUSB host 510. - The
USB interface controller 430 is enabled in response to the control signal SEL. Also, theinterface selection unit 450 connects theUSB interface controller 430 and thememory controller 460 in response to the control signal SEL. Again, in response to the control signal SEL, the second switching circuit SW2 of the recognition signal for the USBhost generation circuit 480 is turned on, and the second pull-up resistance R2 is connected to the input line IL of thedata pin 401. - Additionally, in response to the control signal SEL, the first switching circuit SW1 is turned off, and the first pull-up resistance R1 is separated from the input line IL. Then, the
movable storage device 400 operates in the USB host interface mode. - As described above, the
movable storage device 400 automatically recognizes the type of the connected host when themovable storage device 400 is connected to theMMC host 520 or theUSB host 510, and can operate in a corresponding host interface mode. -
FIG. 11 is a block diagram of a movable storage device combined with a smart card according to another embodiment of the invention. Referring toFIG. 11 , a movable storage device combined with asmart card 600 includes amode deciding unit 610, asmart card module 620, and amemory card module 630. Themode deciding unit 610 is connected to a plurality of signal pins DP1 through DPK (K is a natural number larger than 1) by input data lines IDL. The signal pins DP1 through DPK include pins for data signals, power pins, and pins for control signals. - The
mode deciding unit 610 decides the level of a first initial input signal INS which is received through the signal pin DP1. Themode deciding unit 610 output a mode control signal MCTL according to the level of the first initial input signal INS to decide one of a smart card mode and a memory card mode of the movable storage device combined with thesmart card 600. - Here, the signal pin DP1 is used as a mode distinguishing pin in the beginning and as a data pin after the
mode deciding unit 610 decides an operation mode of the movable storage device combined with thesmart card 600. InFIG. 11 , although the signal pin DP1 is shown as a mode distinguishing pin as one example, any one of the signal pins DP2 through DPK can be used as the mode distinguishing pin. Also, the first initial input signal INS shows an initial state of a data bus of a host that is connected to the movable storage device combined with thesmart card 600. Additionally, themode deciding unit 610 connects the input data lines IDL with one of smart card data lines SDL and memory card data lines MDL. - Here, the
smart card module 620 and thememory card module 630 share the pins for distinguishing modes and power pins among the signal pins DP1 through PDK. In addition, thesmart card module 620 and thememory card module 630 can share a part of or all of the signal pins DP1 through PDK. - The
smart card module 620 includes asmart card interface 621 and asmart card controller 622. Thesmart card interface 621 is connected to themode deciding unit 610 by the smart card data lines SDL. Thesmart card interface 621 and thesmart card controller 622 are enabled or disabled in response to the mode control signal MCTL. In a smart card mode, thesmart card controller 622 carries out a command received from a smart card host (not shown) through thesmart card interface 621, and exchanges data with the smart card host. - The
memory card module 630 includes ahost determination unit 631, a plurality of host interface control units FC1 through FCN, anoutput selection unit 632, amemory controller 633, and anonvolatile memory 634. Thehost determination unit 631 is connected to the memory card data lines MDL. Thehost determination unit 631 is either enabled or disabled in response to the mode control signal MCTL. In a memory card mode, thehost determination unit 631 decides the level of a second initial input signal (not shown) which is received from pins for distinguishing a host among the signal pins DP1 through DPK. - Here, the signal pins DP1 through DPK includes at least one host distinguishing pin.
FIG. 11 shows a case where all the signal pins DP1 through DPK are used as the pins for distinguishing a host. However, only some of the signal pins DP1 through DPK can be the pins for distinguishing a host. Also, the pins for distinguishing a host are used as ordinary data pins after thehost determination unit 631 recognizes the type of the connected memory card host. - The
host determination unit 631 determines the type of the memory card host which is connected according to the level of the second initial input signals received through the pins for distinguishing a host DP1 through DPK. Here, the second initial input signal shows an initial state of a data bus of the connected memory card host. - The
host determination unit 631 recognizes the type of the memory card host which is connected according to the levels of the second initial input signals and outputs selection control signals HCTL1 through HCTLN (N is a natural number larger than 1). Here, thehost determination unit 631 enables and outputs one of the selection control signals HCTL1 through HCTLN in order to select a host interface control unit that corresponds to a connected memory card host. - The host interface control units FC1 through FCN are each connected to the memory card data lines MDL, and are either enabled or disabled in responds to the selection control signals HCTL1 through HCTLN. Also, the host interface control units FC1 through FCN include host interfaces IF1 through IFN and host controllers HC1 through HCN.
- The
output selection unit 632 exchanges data with an enabled host interface control unit, among the host interface control units FC1 through FCN, and thememory controller 633 in response to the selection control signals HCTL1 through HCTLN. - In a memory card mode, the
memory controller 633 exchanges data with a memory card host through the enabled host interface control unit, and controls read, write, and erase operations of data of thenonvolatile memory 634. -
FIG. 12 is a detailed view of themode deciding unit 610 ofFIG. 11 . Referring toFIG. 12 , themode deciding unit 610 includes alevel detector 611 and aninput selection unit 612. Thelevel detector 611 decides the level of the first initial input signal INS which is received through the signal pin DP1, and according to the results, determine an operation mode of the movable storage device combined with thesmart card 600 by outputting a mode control signal MCTL. Here, when the movable storage device combined with thesmart card 600 is connected to a host, thelevel detector 611 maintains the output of the mode control signal MCTL until the movable storage device combined with thesmart card 600 is separated from the host, after thelevel detector 611 decides the level of the first initial input signal INS once and determines an operation mode. Also, after thelevel detector 611 determines an operation mode, the signal pin DP1 is used as a data pin. - The
input selection unit 612 is connected to the signal pins DP1 through DPK by the input data lines IDL. Theinput selection unit 612 connects the input data lines IDL to one of the smart card data lines SDL and the memory card data lines MDL in response to the mode control signal MCTL. -
FIG. 13 is a view of thehost determination unit 631 and thesmart card interface 621 ofFIG. 11 and theinput selection unit 612 ofFIG. 12 . Referring toFIG. 13 , thehost determination unit 631 includes alevel sensing unit 641 and a levelsensing control unit 642. Thelevel sensing unit 641 has a first through Kth level sensing circuits LS1 through LSK (K is an integer larger than 1). Here, thelevel sensing unit 641 has the same number of level sensing circuits as the number of pins for distinguishing a host. InFIG. 13 , all signal pins DP1 through DPK used as pins for distinguishing a host is described as an example. - The first through Kth level sensing circuits LS1 through LSK are each connected to memory card data lines MDL1 through MDLK in response to a sensing control signal SCTL. In a memory card mode, the memory card data lines MDL1 through MDLK are connected to input data lines IDL1 through IDLK by the
input selection unit 612. Theinput selection unit 612 inFIG. 13 is illustrated as a generalized example for the convenience of explaining. - In response to a mode control signal MCTL, the level
sensing control unit 642 outputs the sensing control signal SCTL to the first through Kth level sensing circuits LS1 through LSK. Afterwards, the levelsensing control unit 642 determines the level of a second initial input signals SEN1 through SENK, which are received through the first through Kth level sensing circuits LS1 through LSK. Here, the second initial input signals SEN1 through SENK show initial state of data buses of the connected memory card host. - The level
sensing control unit 642 determines the type of the memory card host which is connected according to the level of the second initial input signals SEN1 through SENK and outputs selection control signals HCTL1 through HCTLN. Here, the levelsensing control unit 642 enables and outputs one of the selection control signals HCTL1 through HCTLN in order to enable a host interface control unit that corresponds to the determined memory card host. - The-structure and detailed operation description of the first through Kth level sensing circuits LS1 through LSK of the
level sensing unit 641 are omitted because they are substantially the same as the structure and operation of the first level sensing circuit LS1 ofFIGS. 4A through 4C . -
FIG. 14A is a flowchart of aninterfacing process 1100 of the movable storage device combined with thesmart card 600 ofFIG. 11 . Referring toFIG. 14A , the signal pins DP1 through DPK of the movable storage device combined with thesmart card 600 connect to the data pins of the host (Step 1110). Here, a part of the signal pins DP1 through DPK can be used as the pins for distinguishing mode. InFIG. 14A , the signal pin DP1 used as the mode distinguishing pin is described as an example. - The
level detector 611 of themode deciding unit 610 of the movable storage device combined with thesmart card 600 receives the first initial input signal INS through the mode distinguishing pin DP1 (Step 1120). Thelevel detector 611 decides the level of the first initial input signal INS. Thelevel detector 611 determines an operation mode by outputting the mode control signal MCTL according to the level of the first initial input signal INS (Step 1130). Meanwhile, theinput selection unit 612 of themode deciding unit 610 connects the input data lines IDL, which are connected to the signal pins DP1 through DPK, to one of the smart card data lines SDL and the memory card data lines MDL in response to the mode control signal MCTL. - Then, the
input selection unit 612 determines whether the smart card mode is determined in Step 1130 (Step 1140). When the smart card mode is determined inStep 1140, the movable storage device combined with thesmart card 600 operates in the smart card mode (Step 1150). - In the smart card mode, the
smart card interface 621 and thesmart card controller 622 of the movable storage device combined with thesmart card 600 are enabled in response to the mode control signal MCTL. Since those with ordinary skill in the related art can understand the operation of the smart card, the detailed operation process ofStep 1150 is omitted. - Also, when the smart card mode is not determined in
Step 1140, i.e., when the memory card mode is determined, the movable storage device combined with thesmart card 600 operates in the memory card mode (Step 1160). -
FIG. 14B is a flowchart of a process of operating in a memory card mode ofFIG. 14A in detail. Referring toFIG. 14B , thehost determination unit 631 of thememory card module 630 receives the second initial input signal through the host distinguishing pin (Step 1161). Here, some or all of the signal pins DP1 through DPK can be used as the host distinguishing pin. InFIG. 14B , the signal pin DP1 used as the host distinguishing pin is described as an example. - The
host determination unit 631 is connected to the memory card data line MDL1. The memory card data line MDL1 is connected to the input data line IDL1 by theinput selection unit 612 of themode deciding unit 610. Subsequently, thehost determination unit 631 is connected to the host distinguishing pin DP1 by the memory card data line MDL1 and the input data line IDL1. Thehost determination unit 631 decides the level of the second initial input signal SEN1 which is received through the host distinguishing pin DP1 (Step 1162).Step 1162 will be described in more detail later with reference toFIG. 14C . - The
host determination unit 631 determines the type of the memory card host which is connected according to the level of the second initial input signal SEN1 (Step 1163). Then, according to the determination result, thehost determination unit 631 enables one of the host interface control units FC1 through FCN by outputting the selection control signals HCTL1 through HCTLN (Step 1164). Afterwards, the movable storage device combined with thesmart card 600 operates in a corresponding host interface mode by the enabled host interface control unit (Step 1165). -
FIG. 14C is a flowchart of thelevel decision process 1162 of the second initial input signal ofFIG. 14B in detail. InFIG. 14C , the operation of the first level sensing circuit LS1 among the 1 through Kth level sensing circuits LS1 through LSK of thehost determination unit 631 will be described mainly. Referring toFIG. 14C , the levelsensing control unit 642 of thehost determination unit 631 enables the sensing control signal SCTL1. Consequently, the PMOS transistor PM1 (seeFIG. 4B ) of the first level sensing circuit LS1 is turned on, and the pull-up resistance Ru is connected in parallel to the memory card data line MDL1, which is connected to the host distinguishing pin DP1 (Step 1171). Here, the levelsensing control unit 642 measures the level of the first input signal IN1, which is outputted from the node SNODE (Step 1172). - Next, the level
sensing control unit 642 disables the sensing control signal SCTL1 and enables the sensing control signal SCTL2. As a result, the PMOS transistor PM1 is turned off and the NMOS transistor NM1 of the first level sensing circuit LS1 is turned on, and the pull-down resistance Rd (seeFIG. 4C ) is connected in parallel to the memory card data line MDL1 (Step 1173). Here, the levelsensing control unit 642 measures the level of the second input signal IN2, which is outputted from the node SNODE (Step 1174). - Then, the level
sensing control unit 642 determines whether both the first and second input signals IN1 and IN2, respectively, are high (Step 1175). When both the first and second input signals IN1 and IN2, respectively, are high, the levelsensing control unit 642 determines that the second initial input signal SEN1 is high (Step 1176). - When both the first and second input signals IN1 and IN2, respectively, are not high in
Step 1175, the levelsensing control unit 642 determines whether both the first and second input signals IN1 and IN2, respectively, are low (Step 1177). InStep 1177, if both the first and second input signals IN1 and IN2, respectively, are low, the levelsensing control unit 642 determines that the second initial input signal SEN1 is low (Step 1178). - On the other hand, in
Step 1177, if both the first and second input signals IN1 and IN2, respectively, are not low, i.e., the first input signal IN1 is high and the second input signal IN2 is low, the levelsensing control unit 642 determines that the second initial input signal SEN1 is in a floating state (Step 1179). - Here, the level of the second initial input signal SEN1 shows an initial state of the data bus of the connected memory card host, and the initial state of the data bus is different for each host. Therefore, the level
sensing control unit 642 determines the type of the memory card host according to the level of the second initial input signal SEN1. -
FIG. 15 is a view illustrating relationships between the movable storage device combined with the smart card ofFIG. 11 and hosts. As seen inFIG. 15 , the movable storage device combined with thesmart card 600 can be connected not only to asmart card host 701 but also to memory card hosts like anMMC host 702, aSD host 703, aCF host 704, and aMSTK host 705. Also, the movable storage device combined with thesmart card 600 can be used in all types of hosts apart from hosts that use a movable storage device without a host interface controller. -
FIG. 16A is a table of specifications of a smart card host. Referring toFIG. 16A , specifications forsignal pins signal pin 2 is used as a reset signal pin RST, and the initial state of a data bus connected to thesignal pin 2 is low. Thesignal pin 3 is used as a clock signal CLK pin, and the initial state of a data bus connected to thesignal pin 3 is not prescribed. In addition, thesignal pin 4 is used as adata signal 10 pin, and the initial state of a data bus connected to thesignal pin 4 is high. -
FIG. 16B is a table of specifications of a smart card. Referring toFIG. 16B , the smart card includes fivepins 1 through 5 connected to respectively correspond to eachsignal pin 1 through 5 of the smart card host. When referring to the specs of the MMC host ofFIG. 7A and the smart card host ofFIG. 16A , the initial state of the data bus connected to thesignal pin 2 which is used for the command signal CMD of the MMC host is different from the initial state of the data bus connected to thesignal pin 2 which is used for the reset signal RST of the smart card host. - Therefore, in an MMC that includes a smart card module, when the reset signal RST pin of the smart card module and the command signal CMD pin of the MMC module are used as a single pin, the type of the host is determined according to the level of an initial input signal received from the signal pin when the MMC that includes a smart card module is connected to a host.
-
FIG. 17 is a view of a movable storage device combined with a smart card according to another embodiment of the invention in which a smart card function is added to an MMC. Referring toFIG. 17 , a movable storage device combined with asmart card 800 includes signal pins 801 through 807, amode deciding unit 810, asmart card module 820, and anMMC module 830. The signal pins 803, 804, and 806 are used as pins for supplying power, and thesmart card module 820 and theMMC module 830 share signal pins 802, 805, and 807. Also thesignal pin 801 is used as a chip selection signal CS pin of theMMC module 830. - The
mode deciding unit 810 includes alevel detector 811 and aninput selection unit 812. When the movable storage device combined with thesmart card 800 is connected to a host and is supplied with power, thelevel detector 811 is enabled, thereby enabling a switching control signal DSB. Then, thelevel detector 811 decides the level of an initial input signal INS received from an initial input signal line INL, and according to the results, outputs a mode control signal CTL. After themode deciding unit 810 decides the type of the connected host, it disables the switching control signal DSB, and is disabled while maintaining the output of the mode control signal CTL. - The
input selection unit 812 responds to the mode control signal CTL and connects the signal pins 802, 805, and 807 to one of thesmart card module 820 and theMMC module 830. Theinput selection unit 812 will be described later in more detail with reference toFIG. 18 . - The
smart card module 820 includes asmart card interface 821 and asmart card controller 822. Thesmart card interface 821 and thesmart card controller 822 are either enabled or disabled in response to the mode control signal CTL. Thesmart card controller 822 communicates with a smart card host through thesmart card interface 821 in a smart card mode. - In addition, the
MMC module 830 includes an MMCinterface control unit 831, amemory controller 832, and anonvolatile memory 833. Also, the MMCinterface control unit 831 has anMMC interface 841 and anMMC controller 842. TheMMC interface 841 and theMMC controller 842 are either enabled or disabled in response to the mode control signal CTL. Since those with ordinary skill in the related art can understand the operation of theMMC module 830, the operation description of theMMC module 830 is omitted. -
FIG. 18 is a detailed view of theinput selection unit 812 ofFIG. 17 . Referring toFIG. 18 , theinput selection unit 812 includes aswitching unit 861 and aMUX circuit unit 862. TheMUX circuit unit 862 has MUX circuits M1 through M3. - Initially, the
switching unit 861 connects thesignal pin 802 and the initial input signal line INL in response to the switching control signal DSB. When the switching control signal DSB is disabled, theswitching unit 861 connects the MUX circuit M1 to thesignal pin 802. - The MUX circuits M1 through M3 outputs signals received through the signal pins 802, 805, and 807 to one of the
smart card module 820 and theMMC module 830 in response to the mode control signal CTL. In more detail, the MUX circuit M1 either outputs a command signal CMD received from thesignal pin 802 to theMMC module 830 or outputs a reset signal RST received through thesignal pin 802 to thesmart card module 820. - The MUX circuit M2 outputs a clock signal MDLK received from the
signal pin 805 to theMMC module 830 or outputs a clock signal SCLK received through thesignal pin 805 to thesmart card module 820. In addition, the MUX circuit M3 outputs a data signal DAT received from thesignal pin 807 to theMMC module 830 or outputs adata signal 10 received through thesignal pin 807 to thesmart card module 820. - Although in
FIG. 18 , theswitching unit 861 is shown connected to thesignal pin 802, theswitching unit 861 can be connected to thesignal pin 807. In this case, the MUX circuit M3 outputs a data signal DAT received from thesignal pin 807 to theMMC module 830 or outputs a reset signal RST received through thesignal pin 807 to thesmart card module 820, and the MUX circuit M1 either outputs a command signal CMD received from thesignal pin 802 to theMMC module 830 or outputs adata signal 10 received through thesignal pin 802 to thesmart card module 820. - Next, the operation process of the movable storage device combined with the
smart card 800 with previous mentioned features will be described. First, when power is supplied after the movable storage device combined with asmart card 800 is connected to a host, thelevel detector 811 of themode decision unit 810 is enabled. In an initial state, thelevel detector 811 outputs the mode control signal CTL at a high level, and enables a switching control signal DSB. - When the switching control signal DSB is enabled, the
switching unit 861 of theinput selection unit 812 connects thesignal pin 802 and the initial input signal line INL. Also, anMMC interface 841 and anMMC controller 842 are enabled when the mode control signal CTL is in a high level. Therefore, the movable storage device combined with thesmart card 800 is set as an MMC mode at an initial state in which power is supplied after connecting to a host. - Afterwards, the
level detector 811 decides the level of the initial input signal INS received through the initial input signal line INL. Thelevel detector 811 recognizes that the movable storage device combined with asmart card 800 is connected to an MMC host when the initial input signal INS is high and is disabled while maintaining the output of the mode control signal CTL high. Also, thelevel detector 811 disables the switching control signal DSB. - When the switching control signal DSB is disabled, the
switching unit 861 connects the MUX circuit M1 to thesignal pin 802. Then, the movable storage device combined with asmart card 800 operates in an MMC mode. - On the other hand, when the initial input signal INS is in a low level, the
level detector 811 recognizes that the movable storage device combined with asmart card 800 is connected to a smart card host and outputs the mode control signal CTL in a low level. Then, thelevel detector 811 disables the switching control signal DSB, and is disabled while maintaining the output of the mode control signal CTL in a low level. - When the switching control signal DSB is disabled, the
switching unit 861 connects the MUX circuit M1 and thesignal pin 802. Also, when the mode control signal CTL is low, the MUX circuits M1 through M3 outputs input signals received through the signal pins 802, 805, and 807 to thesmart card interface 821. Then, the movable storage device combined with asmart card 800 operates in a smart card mode. - As described above, when the movable storage device combined with the
smart card 800 is connected to a host, it automatically recognizes the type of a host and operates in a corresponding host interface mode. Thus, the movable storage device combined with thesmart card 800 can be used connected not only to an MMC host but also to a smart card host. - The movable storage device and the movable storage device combined with a smart card capable of being interfaced with multiple hosts, and interfacing methods of the movable storage devices of the invention can be used in a variety of memory card hosts that use different communications protocols from each other or a smart card host.
- While the invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the following claims.
Claims (47)
1. A multi-standard protocol storage device comprising:
a non-volatile memory accessed according to a non-volatile memory protocol;
a first interface controller configured to convert first commands in a first standardized protocol to the non-volatile memory protocol;
a second interface controller configured to convert second commands in a second standardized protocol to the non-volatile memory protocol; and
at least one pin configured to conduct a recognition signal thereon indicating whether the first or second standardized protocol is used by a host coupled thereto and that conducts data signals according to the first and second standardized protocols.
2. A multi-standard protocol storage device according to claim 1 wherein the first standardized protocol comprises a standardized SmartCard protocol, a standardized MultiMedia Card (MMC) protocol, a standardized CompactFlash protocol, a standardized SecureDigital (SD) protocol, or a standardized MemoryStick protocol.
3. A multi-standard protocol storage device according to claim 1 wherein the second standardized protocol comprises a standardized SmartCard protocol or one of a standardized MMC protocol, a standardized CF protocol, a standardized SD protocol, and a standardized MS protocol.
4. A multi-standard protocol storage device according to claim 1 further comprising:
a plurality of pins configured to conduct a plurality of signals thereon;
an interface recognition unit coupled to the plurality of pins and configured to determine whether a host protocol used by a host coupled to the plurality of pins comprises a standardized SmartCard protocol or one of a standardized MultiMedia Card (MMC) protocol, a standardized CompactFlash protocol, a standardized SecureDigital (SD) protocol, and a standardized MemoryStick protocol.
5. A multi-standard protocol storage device according to claim 4 wherein the interface recognition unit comprises:
a first level sensing circuit coupled to one of the plurality of pins and configured to pull-up a signal on the one of the plurality of pins through a pull-up load responsive to a first enable signal to provide a first voltage level for the signal; and
a second level sensing circuit coupled to one of the plurality of pins and configured to pull-down the signal on the one of the plurality of pins through a pull-down load responsive to a second enable signal to provide a second voltage level for the signal.
6. A multi-standard protocol storage device according to claim 5 wherein the interface recognition unit is further configured to determine a type of the host based on the first and second voltage levels and enables the first or second host controller based on the determined type of host.
7. A multi-standard protocol storage device according to claim 6 wherein the interface recognition unit is configured to determine that the type comprises a first type of host if the first and second voltage levels are logical high, the type comprises a second type of host if the first and second voltage levels are logical low, the type comprises a third type of host if the first voltage level is logical high and the second voltage level is logical low, and the type comprises a fourth type of host if the first voltage level is logical low and the second voltage level is logical high.
8. A multi-standard protocol storage device according to claim 1 wherein the first standardized protocol comprises a Universal Serial Bus (USB) standardized protocol and the second standardized protocol comprises an MMC standardized protocol.
9. A multi-standard protocol storage device according to claim 8 further comprising:
a plurality of pins configured to conduct a plurality of signals thereon;
a first level sensing circuit coupled to one of the plurality of pins and configured to pull-up a signal on the one of the plurality of pins through a first pull-up load responsive to a first state of an enable signal to provide a first voltage level for the signal; and
a second level sensing circuit coupled to one of the plurality of pins and configured to pull-up the signal through a second pull-up load, that is less than the first pull-up load, responsive to a second state of the enable signal to provide a second voltage level for the signal.
10. A multi-standard protocol storage device according to claim 9 wherein the first pull-up load is greater than a pull-down load included in a host coupled to the first pull-up load via the one of the plurality of pins.
11. A multi-standard protocol storage device according to claim 10 wherein the second pull-up load is less than the pull-down load.
12. A multi-standard protocol storage device according to claim 11 wherein the second level sensing circuit is enabled responsive to the multi-standard protocol storage device being coupled to an USB standardized host.
13. A multi-standard protocol storage device according to claim 1 wherein the non-volatile memory and the first and second interface controllers are included in a single housing.
14. A movable storage device combined with a smart card, comprising:
a plurality of signal pins that are connected to at least one of a plurality of memory card hosts that use different communications protocols from each other or a smart card host, and at least one signal pin is used as a mode distinguishing pin;
a mode deciding unit that decides an operation mode of one of a smart card mode and a memory card mode according to a level of a first initial input signal received from the mode distinguishing pin;
a smart card module that communicates with a smart card host in a smart card mode; and
a memory card module that can be interfaced with memory card hosts, and communicates with a memory card host connected in a memory card mode and stores data.
15. The movable storage device combined with a smart card of claim 14 , wherein
the level of the first initial input signal corresponds to an initial state of a data bus for distinguishing mode of a connected host; and
an initial state of a data bus for distinguishing mode of the smart card host and an initial state of a data bus for distinguishing mode of the memory card host are different from each other.
16. The movable storage device combined with a smart card of claim 15 , wherein the smart card module and the memory card module share some or all of the plurality of signal pins.
17. The movable storage device combined with a smart card of claim 15 , wherein
the mode distinguishing pin is used as the signal pin after an operation mode is determined by the mode deciding unit; and
the smart card module and the memory card module share the mode distinguishing pin.
18. The movable storage device combined with a smart card of claim 14 , wherein the mode deciding unit comprises:
a level detector that decides a level of the first initial input signal, and outputs a mode control signal according to the results; and
an input selection unit that is connected to the plurality of signal pins by input data lines, connected to the smart card module by smart card data lines, and connected to the memory card module by memory card data lines, and connects the input data lines to one of the smart card data lines and the memory card data lines in response to the mode control signal.
19. The movable storage device combined with a smart card of claim 14 , wherein the mode deciding unit carries out a level distinguishing operation of the first initial input signal once in the beginning, and maintains an output of the mode control signal until the mode deciding unit is separated from the host.
20. The movable storage device combined with a smart card of claim 18 , wherein the smart card module comprises:
a smart card interface that is connected to the input selection unit by the smart card data lines, and is enabled or disabled in response to the mode control signal; and
a smart card controller that is enabled or disabled in response to the mode control signal, carries out a command received from the smart card host through the smart card interface, and communicates with the smart card host.
21. The movable storage device combined with a smart card of claim 18 , wherein at least one of the a plurality of signal pins is used as a host distinguishing pin and the memory card module comprises:
at least one nonvolatile memory that saves data;
host interface control units that are connected to the memory card data lines, and each host interface control unit supporting communication with each memory card host;
a host determination unit that is connected to the memory card data lines, determines a type of a memory card host connected according to a level of a second initial input signal received from the host distinguishing pin in the memory card mode, and enables one of the host interface control units by outputting a selecting control signal;
a memory controller that exchanges data with the memory card host connected by the enabled host interface control unit, and controls read, write, and erase operations of the nonvolatile memory; and
an output selection unit that transmits the data between the enabled host interface controller and the memory control units in response to the selection control signal.
22. The movable storage device combined with a smart card of claim 21 , wherein the level of the second initial input signal corresponds to an initial state of a data bus for distinguishing host of the connected memory card host, and changes according to types of the connected memory card host.
23. The movable storage device combined with a smart card of claim 21 , wherein the host interface control units share some or all of the plurality of signal pins.
24. The movable storage device combined with a smart card of claim 21 , wherein the host determination unit comprises:
a level sensing unit that is connected in parallel to a memory card data line, which is connected to the host distinguishing pin, in response to a sensing control signal; and
a level sensing control unit that generates the sensing control signal in response to the mode control signal, and generates the selection control signal according to the level of the second initial input signal.
25. The movable storage device combined with a smart card of claim 24 , wherein some or all of a plurality of signal pins are used as the host distinguishing pin, the level sensing unit comprises level sensing circuits that corresponds to each host distinguishing pin, and each of the level sensing circuits includes:
a pull-up resistance, an end of which being connected to an internal voltage; and
a switching circuit that connects the pull-up resistance in parallel to the memory card data line in response to the sensing control signal.
26. The movable storage device combined with a smart card of claim 24 , wherein some or all of a plurality of signal pins are used as the host distinguishing pin, the level sensing unit comprises level sensing circuits that corresponds to each of the host distinguishing pins, and each of the level sensing circuits includes:
a pull-down resistance, an end of which being connected to a ground voltage; and
a switching circuit that connects the pull-down resistance in parallel to the memory card data line in response to the sensing control signal.
27. The movable storage device combined with a smart card of claim 24 , wherein some or all of a plurality of signal pins are used as the host distinguishing pin, the level sensing unit comprises level sensing circuits that corresponds to each of the host distinguishing pins, and each of the level sensing circuits includes:
a first sensing circuit that supplies an internal voltage to the memory card data line in response to a first sensing control signal among the sensing control signal; and
a second sensing circuit that supplies a ground voltage to the memory card data line in response to a second sensing control signal among the sensing control signals.
28. The movable storage device combined with a smart card of claim 27 , wherein the first sensing circuit comprises:
a pull-up resistance, an end of which being connected to the internal voltage; and
a first switching circuit that connects the pull-up resistance in parallel to the memory card data line in response to the first sensing control signal, and the second sensing circuit comprises:
a pull-down resistance, and end of which being connected to the ground voltage; and
a second switching circuit that connects the pull-down resistance in parallel to the memory card data line in response to the second sensing control signal.
29. The movable storage device combined with a smart card of claim 28 , wherein the level sensing control unit determines the level of the initial input signal according to a level of a first input signal, which is received through the memory card data line when the pull-up resistance is connected to the memory card data line, and a level of a second input signal, which is received through the memory card data line when the pull-down resistance is connected to the memory card data line.
30. The movable storage device combined with a smart card of claim 29 , wherein the level sensing control unit determines that the initial input signal is high when both the first and second input signals are high, and decides that the initial input signal is low level when both the first and second input signals are low.
31. The movable storage device combined with a smart card of claim 29 , wherein the level sensing control unit determines that the initial input signal is in a floating state when the first input signal is high and second input signal is low.
32. An interfacing method by a movable storage device combined with a smart card, the method comprising:
connecting a movable storage device to a host;
determining a level of a first initial input signal received through a mode distinguishing pin;
deciding an operation mode of one of a smart card mode and a memory card mode according to the level of the first initial input signal;
if the smart card mode has been decided in the deciding of the operation mode, operating in the smart card mode until the movable storage device is separated from the host; and
if the memory card mode has been decided in the deciding of the operation mode, operating in the memory card mode until the movable storage device is separated from the host.
33. The interfacing method of claim 32 , wherein the operating in the memory card mode comprises:
determining a level of a second initial input signal received through a host distinguishing pin;
determining a type of a memory card host connected according to the level of the second initial input signal;
enabling a host interface control unit that corresponds to a memory card host among a plurality of host interface control units; and
operating in an interface mode that corresponds to a memory card host until separated from the memory card host.
34. A movable storage device combined with a smart card, comprising:
a plurality of signal pins, at least one pin being used as a mode distinguishing pin;
a mode deciding unit that decides an operation mode of one of a smart card mode and a multimedia card (MMC) mode according to a level of an initial input signal received from the mode distinguishing pin;
a smart card module that communicates with a smart card host in the smart card mode; and
an MMC module that communicates with an MMC host in the MMC mode and stores data.
35. The movable storage device combined with a smart card of claim 34 , wherein
the level of the initial input signal corresponds to an initial state of a data bus for distinguishing modes of a connected host; and
an initial state of a data bus for distinguishing mode of the smart card host and an initial state of a data bus for distinguishing mode of the MMC host are different from each other.
36. The movable storage device combined with a smart card of claim 34 , wherein the smart card module and the MMC module share some of the plurality of signal pins.
37. The movable storage device combined with a smart card of claim 34 , wherein
the smart card module and the MMC module share the mode distinguishing pin; and
the mode distinguishing pin is a reset signal pin in the smart card mode, and a command signal pin in the MMC mode.
38. The movable storage device combined with a smart card of claim 34 , wherein
the smart card module and the MMC module share the mode distinguishing pin; and
the mode distinguishing pin is a reset signal pin in the smart card mode, and a data signal pin in the MMC mode.
39. The movable storage device combined with a smart card of claim 34 , wherein the mode deciding unit comprises:
a level detector that decides a level of the initial input signal, and outputs a mode control signal according to the result; and
an input selection unit that is connected to the plurality of signal pins, and outputs input signals received through the a plurality of data pins to one of the smart card module and the MMC module in response to the mode control signal,
wherein the level detector enables a switching control signal when connected to a host, and disables the switching control signal after deciding the level of the initial input signal.
40. The movable storage device combined with a smart card of claim 39 , wherein the input selection unit comprises:
a MUX circuit unit that is connected to the plurality of signal pins, and connects the plurality of signal pins to one of the smart card module and an MMC module in response to the mode control signal; and
a switching circuit that connects the mode distinguishing pin and the level detector when the switching control signal is enabled, and connects the mode distinguishing pin and the MUX circuit unit when the switching control signal is disabled.
41. A movable storage device, comprising:
at least one nonvolatile memory that stores data;
a plurality of host interface controllers that each communicate with hosts that use different communications protocols from each other;
a plurality of data pins that are connected to one of the hosts, and at least one is used as a host distinguishing pin;
an interface automatic recognition unit that determines a type of a host which is connected according to a level of an initial input signal received through the host distinguishing pin, and enables one of the a plurality of host interface controllers according to the results; and
a memory controller that exchanges data with the host via an enabled host interface controller, and controls a read, write, and erase operations of the data of the nonvolatile memory.
42. The movable storage device of claim 41 , wherein the interface automatic recognition unit comprises:
a level sensing unit that is connected in parallel to input line of the host distinguishing pin in response to a control signal;
a level sensing control unit that generates the control signal when connected to one of the hosts, and generates a selection signal according to the level of the initial input signal received through the host distinguishing pin; and
an interface selection unit that connects one of the plurality of host interface controllers to the memory controller in response to the selection signal,
wherein one of the plurality of host interface controllers is enabled in response to the selection signal.
43. The movable storage device of claim 42 , wherein the plurality of host interface controllers comprises:
a universal serial bus (USB) interface controller that communicates with a host that uses a USB communications protocol; and
an MMC interface controller that communicates with a host that uses an MMC communications protocol.
44. The movable storage device of claim 43 , wherein
the level sensing control unit enables the selection signal when the initial input signal is high, and disables the selection signal when the initial input signal is low; and
the MMC interface controller is enabled when the selection signal is enabled, and the USB interface controller is enabled when the selection signal is disabled.
45. The movable storage device of claim 44 further comprising, a recognition signal for a USB host generation circuit that is connected in parallel to the input line and supplies an internal voltage when the selection signal is disabled.
46. An interfacing method by a movable storage device, the method comprising:
connecting the movable storage device to a host;
determining a level of an initial input signal received through a host distinguishing pin;
determining a type of the host that is connected according to the level of the initial input signal;
enabling a host interface controller that uses a communications protocol that corresponds to a type of the host among a plurality of host interface controllers; and
operating in the enabled host interface mode until the movable storage device is separated from the host.
47. A multi-standard protocol storage device comprising:
a non-volatile memory accessed according to a non-volatile memory protocol;
a first interface controller configured to operate the multi-standard protocol storage device according to first standardized protocol;
a second interface controller configured to convert commands in a second standardized protocol to the non-volatile memory protocol; and
at least one pin configured to conduct a recognition signal thereon indicating whether the first or second standardized protocol is used by a host coupled thereto and that conducts data signals according to the first and second standardized protocols.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/608,014 US8065446B2 (en) | 2004-07-02 | 2006-12-07 | Apparatus and method for discerning a host interface |
US12/107,630 US7711865B2 (en) | 2003-07-04 | 2008-04-22 | Multi-standard protocol storage devices |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20030045412 | 2003-07-04 | ||
KR10-2003-0045412 | 2003-07-04 | ||
KR1020030076729A KR100618814B1 (en) | 2003-07-04 | 2003-10-31 | Movable storage apparatus combined use of smart card capable of interfacing multi hosts and interfacing method of the same |
KR10-2003-0076729 | 2003-10-31 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/608,014 Continuation-In-Part US8065446B2 (en) | 2004-07-02 | 2006-12-07 | Apparatus and method for discerning a host interface |
US12/107,630 Division US7711865B2 (en) | 2003-07-04 | 2008-04-22 | Multi-standard protocol storage devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050005045A1 true US20050005045A1 (en) | 2005-01-06 |
US7376773B2 US7376773B2 (en) | 2008-05-20 |
Family
ID=33543636
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/884,145 Expired - Fee Related US7376773B2 (en) | 2003-07-04 | 2004-07-02 | Multi-standard protocol storage devices and methods of operating the same |
US12/107,630 Expired - Fee Related US7711865B2 (en) | 2003-07-04 | 2008-04-22 | Multi-standard protocol storage devices |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/107,630 Expired - Fee Related US7711865B2 (en) | 2003-07-04 | 2008-04-22 | Multi-standard protocol storage devices |
Country Status (4)
Country | Link |
---|---|
US (2) | US7376773B2 (en) |
KR (1) | KR100618814B1 (en) |
DE (1) | DE102004033363B4 (en) |
FR (1) | FR2857117B1 (en) |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060043202A1 (en) * | 2004-08-26 | 2006-03-02 | Kyoung-Hun Kim | Method of multi-interfacing between smart card and memory card, and multi-interface card |
US20060080504A1 (en) * | 2004-10-13 | 2006-04-13 | Bellsouth Intellectual Property Corporation | Apparatus, systems and methods for backing-up information |
WO2006123707A1 (en) | 2005-05-18 | 2006-11-23 | Sony Corporation | Memory card and card adapter |
US20060282609A1 (en) * | 2005-06-13 | 2006-12-14 | Jo Seong-Kue | Flash memory devices with MMC interfaces and methods of operating the same |
EP1801737A1 (en) * | 2005-12-22 | 2007-06-27 | LG Electronics, Inc. | Method for a more efficient use of an interface between a smart card and a device, associated smart card and device |
US20070245057A1 (en) * | 2006-04-14 | 2007-10-18 | Bohm Mark R | Multi-Host USB Device Controller |
US20070250193A1 (en) * | 2006-04-20 | 2007-10-25 | Sandisk Il Ltd. | Dongle-based multimedia player |
US20070260808A1 (en) * | 2006-05-08 | 2007-11-08 | Sandisk Il Ltd. | Remotely controllable media distribution device |
US20070273643A1 (en) * | 2006-05-24 | 2007-11-29 | Sandisk Il Ltd. | Dongle joystick |
US20080005424A1 (en) * | 2006-05-14 | 2008-01-03 | Sandisk Il Ltd. | Dual Mode Digital Multimedia Connector |
US20080010406A1 (en) * | 2004-07-02 | 2008-01-10 | Kang Sang-Wook | Apparatus and method for discerning a host interface |
US20080006704A1 (en) * | 2006-07-07 | 2008-01-10 | Samsung Electronics Co. Ltd. | Smart card including a plurality of different interfaces |
US20080071940A1 (en) * | 2006-07-21 | 2008-03-20 | Samsung Electronics Co., Ltd. | Device of identifying host protocol and smart card including the same |
US20080104304A1 (en) * | 2006-10-26 | 2008-05-01 | Young Su Shin | Storage interfacing method and apparatus |
US7423908B2 (en) | 2004-11-22 | 2008-09-09 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices and methods of controlling the wordline voltage of the same |
US20080245878A1 (en) * | 2007-04-05 | 2008-10-09 | Shigemasa Shiota | Ic card |
US20080320187A1 (en) * | 2006-02-17 | 2008-12-25 | Ktfreetel Co.,Ltd. | Ic card, terminal with ic card and initializing method thereof |
US20090043918A1 (en) * | 2006-02-27 | 2009-02-12 | Nxp B.V. | Negotiation of a Proper Communication Protocol Between a Data Carrier and a Reader Device |
US20090043935A1 (en) * | 2005-04-18 | 2009-02-12 | Heikki Huomo | Storage card having selectable contact elements and method of its operation |
EP2075744A1 (en) | 2007-12-31 | 2009-07-01 | Motorola, Inc. | A dual mode smart card and dual-mode controller for a smart card reader |
US20100281187A1 (en) * | 2006-05-30 | 2010-11-04 | Sang-Bum Kim | Methods of Operating Electronic Devices Having USB Interfaces Capable of Supporting Multiple USB Interface Standards |
WO2011015536A1 (en) * | 2009-08-05 | 2011-02-10 | Gemalto Sa | Electronic circuit for interconnecting a smartcard chip |
US20110040918A1 (en) * | 2009-08-14 | 2011-02-17 | Yosi Pinto | Host for Use with Dual Interface Card with Backward and Forward Compatibility |
US20110125601A1 (en) * | 2009-11-24 | 2011-05-26 | Microsoft Corporation | Invocation of accessory-specific user experience |
US20110126005A1 (en) * | 2009-11-24 | 2011-05-26 | Microsoft Corporation | Dynamic configuration of connectors for system-level communications |
US8120707B2 (en) * | 2006-04-20 | 2012-02-21 | Sandisk Il Ltd. | UFD-accomodating multimedia system |
US20130054949A1 (en) * | 2011-08-31 | 2013-02-28 | Dell Products L.P. | Memory compatibility system and method |
CN103578522A (en) * | 2012-08-01 | 2014-02-12 | 慧荣科技股份有限公司 | Storage medium, data transmission system with storage medium and control method thereof |
US20140334097A1 (en) * | 2011-12-01 | 2014-11-13 | Gemalto Sa | Electronic device comprising elements managed by different standardised protocols and method for managing communication between those elements |
JP2015230565A (en) * | 2014-06-04 | 2015-12-21 | アルプス電気株式会社 | Communication apparatus |
US20160070500A1 (en) * | 2007-07-30 | 2016-03-10 | Stroz Friedberg, Inc. | System, Method, and Computer Program Product for Detecting Access to a Memory Device |
US20170005648A1 (en) * | 2015-07-02 | 2017-01-05 | Via Technologies, Inc. | Control chip and control system utilizing the same |
US20170062066A1 (en) * | 2015-08-27 | 2017-03-02 | Kabushiki Kaisha Toshiba | Memory system |
WO2017140921A1 (en) * | 2016-02-17 | 2017-08-24 | Pérez Ojeda José Antonio | Electronic means of payment |
US20180225891A1 (en) * | 2017-02-08 | 2018-08-09 | Automatic Labs, Inc. | Automated vehicle discovery after connecting to an automotive diagnostic port |
CN114039389A (en) * | 2021-10-14 | 2022-02-11 | 昂宝电子(上海)有限公司 | Multi-port charging equipment and protocol handshake implementation framework and method thereof |
CN114077560A (en) * | 2020-08-19 | 2022-02-22 | 创惟科技股份有限公司 | Read-write control system and method of memory storage device |
CN114513411A (en) * | 2021-12-30 | 2022-05-17 | 电子科技大学 | Unified peripheral interaction interface for internet of things terminal |
WO2023065162A1 (en) * | 2021-10-20 | 2023-04-27 | 深圳市大疆创新科技有限公司 | Data transmission method and device for mobile storage device, and storage medium |
US20230153263A1 (en) * | 2021-11-16 | 2023-05-18 | Infineon Technologies Austria Ag | Flexible high speed interface implementation in a power supply |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100602278B1 (en) * | 2004-12-28 | 2006-07-18 | 엘지전자 주식회사 | Flash memory |
KR100725981B1 (en) | 2005-08-01 | 2007-06-08 | 삼성전자주식회사 | Multi-interface controller, memory card having the multi-interface controller, and method for setting interface |
KR100773908B1 (en) * | 2005-08-08 | 2007-11-09 | 주식회사 포인칩스 | Combination card having function of identification/memory and apparatus for connecting using the card |
US7464193B2 (en) * | 2005-08-29 | 2008-12-09 | Sandisk Il Ltd. | Device and method for configuring a flash memory controller |
KR100680288B1 (en) * | 2006-02-17 | 2007-02-07 | 주식회사 케이티프리텔 | Ic card and method of initializing ic card |
KR100738032B1 (en) * | 2006-03-24 | 2007-07-16 | 주식회사 케이티프리텔 | Smart card of supporting large size memory and method thereof |
WO2007105926A1 (en) * | 2006-03-16 | 2007-09-20 | Ktfreetel Co., Ltd. | Ic chip of supporting large size memory and method thereof |
DE102007026236B4 (en) * | 2006-06-02 | 2012-02-16 | Samsung Electronics Co., Ltd. | Method and device for recognizing a specification of an interface and multimedia system |
KR100863608B1 (en) * | 2007-02-13 | 2008-10-15 | 주식회사 아이에스티 | combo card including Bridge for memory card |
US20090024810A1 (en) * | 2007-07-19 | 2009-01-22 | Hitachi, Ltd. | Memory area management method |
US8327051B2 (en) * | 2007-11-20 | 2012-12-04 | Sandisk Technologies Inc. | Portable handheld memory card and methods for use therewith |
KR100936252B1 (en) | 2008-07-24 | 2010-01-12 | 주식회사 드리머아이 | Secure digital memory card and method for providing smart card function therein |
US8275914B2 (en) * | 2008-10-16 | 2012-09-25 | Silicon Image, Inc. | Discovery of connections utilizing a control bus |
US8301822B2 (en) * | 2009-09-23 | 2012-10-30 | Sandisk Il Ltd. | Multi-protocol storage device bridge |
JP2011141869A (en) * | 2009-12-08 | 2011-07-21 | Panasonic Corp | Electronic device |
US20120297210A1 (en) * | 2010-01-27 | 2012-11-22 | Nationz Technologies Inc. | Integrated circuit (ic) card system |
US8234416B2 (en) * | 2010-04-06 | 2012-07-31 | Via Technologies, Inc. | Apparatus interoperable with backward compatible optical USB device |
US8270840B2 (en) | 2010-04-06 | 2012-09-18 | Via Technologies, Inc. | Backward compatible optical USB device |
US8671236B2 (en) * | 2011-06-06 | 2014-03-11 | Mellanox Technologies Ltd. | Computer bus with enhanced functionality |
US8466817B2 (en) | 2011-10-26 | 2013-06-18 | Htc Corporation | Electronic device and method for driving an internal function block of a processor of the electronic device to operate in a linear region |
US9552318B2 (en) | 2014-06-04 | 2017-01-24 | Qualcomm Incorporated | Removable memory card type detection systems and methods |
US10430390B1 (en) | 2018-09-06 | 2019-10-01 | OmniMesh Technologies, Inc. | Method and system for managing mutual distributed ledgers in a system of interconnected devices |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6168077B1 (en) * | 1998-10-21 | 2001-01-02 | Litronic, Inc. | Apparatus and method of providing a dual mode card and reader |
US6439464B1 (en) * | 2000-10-11 | 2002-08-27 | Stmicroelectronics, Inc. | Dual mode smart card and associated methods |
US6663007B1 (en) * | 1999-11-15 | 2003-12-16 | Kimpo Electronics, Inc. | Common socket device for memory cards |
US20040070952A1 (en) * | 2002-10-09 | 2004-04-15 | Renesas Technology Corp. | IC card and an adapter for the same |
US6796501B2 (en) * | 2001-04-30 | 2004-09-28 | Semiconductor Components Industries, L.L.C. | Smart card reader circuit and method of monitoring |
US6851014B2 (en) * | 2002-03-22 | 2005-02-01 | Programmable Microelectronics Corp. | Memory device having automatic protocol detection |
US6857038B2 (en) * | 2002-06-07 | 2005-02-15 | Wen-Tsung Liu | Common connector for memory cards and switching arbitration method for shared pins of a connector |
US7171502B2 (en) * | 2002-09-03 | 2007-01-30 | Samsung Electronics, Co., Ltd. | USB system having card-type USB interface connector |
US7191270B2 (en) * | 1999-08-05 | 2007-03-13 | O2Micro International Limited | Integrated PC Card host controller for the detection and operation of a plurality of expansion cards |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US663007A (en) * | 1900-06-25 | 1900-12-04 | Christopher M Bridges | Acetylene-gas generator. |
JP3104646B2 (en) * | 1997-06-04 | 2000-10-30 | ソニー株式会社 | External storage device |
US6334160B1 (en) * | 1999-01-28 | 2001-12-25 | Hewlett-Packard Co. | Apparatus and method for providing multiple protocols through a common connector in a device |
DE10059948A1 (en) | 2000-12-02 | 2002-06-20 | Conti Temic Microelectronic | Bus controller for a motor vehicle safety system where a number of devices of different generations or versions can be connected together using different protocols and effectively controlled using the same central controller |
US6941405B2 (en) | 2001-08-21 | 2005-09-06 | 02Micro International Limited | System and method capable of offloading converter/controller-specific tasks to a system microprocessor |
KR20040021968A (en) | 2002-09-06 | 2004-03-11 | 케이비 테크놀러지 (주) | Ic card, reader and acessing method |
US20040164170A1 (en) * | 2003-02-25 | 2004-08-26 | Marcelo Krygier | Multi-protocol memory card |
-
2003
- 2003-10-31 KR KR1020030076729A patent/KR100618814B1/en not_active IP Right Cessation
-
2004
- 2004-07-02 DE DE102004033363A patent/DE102004033363B4/en not_active Expired - Fee Related
- 2004-07-02 US US10/884,145 patent/US7376773B2/en not_active Expired - Fee Related
- 2004-07-05 FR FR0407430A patent/FR2857117B1/en not_active Expired - Fee Related
-
2008
- 2008-04-22 US US12/107,630 patent/US7711865B2/en not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6168077B1 (en) * | 1998-10-21 | 2001-01-02 | Litronic, Inc. | Apparatus and method of providing a dual mode card and reader |
US6557754B2 (en) * | 1998-10-21 | 2003-05-06 | Litronic, Inc. | Apparatus and method of providing a dual mode card and reader |
US7191270B2 (en) * | 1999-08-05 | 2007-03-13 | O2Micro International Limited | Integrated PC Card host controller for the detection and operation of a plurality of expansion cards |
US6663007B1 (en) * | 1999-11-15 | 2003-12-16 | Kimpo Electronics, Inc. | Common socket device for memory cards |
US6439464B1 (en) * | 2000-10-11 | 2002-08-27 | Stmicroelectronics, Inc. | Dual mode smart card and associated methods |
US6796501B2 (en) * | 2001-04-30 | 2004-09-28 | Semiconductor Components Industries, L.L.C. | Smart card reader circuit and method of monitoring |
US6851014B2 (en) * | 2002-03-22 | 2005-02-01 | Programmable Microelectronics Corp. | Memory device having automatic protocol detection |
US6857038B2 (en) * | 2002-06-07 | 2005-02-15 | Wen-Tsung Liu | Common connector for memory cards and switching arbitration method for shared pins of a connector |
US7171502B2 (en) * | 2002-09-03 | 2007-01-30 | Samsung Electronics, Co., Ltd. | USB system having card-type USB interface connector |
US20040070952A1 (en) * | 2002-10-09 | 2004-04-15 | Renesas Technology Corp. | IC card and an adapter for the same |
Cited By (90)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080010406A1 (en) * | 2004-07-02 | 2008-01-10 | Kang Sang-Wook | Apparatus and method for discerning a host interface |
US8065446B2 (en) * | 2004-07-02 | 2011-11-22 | Samsung Electronics Co., Ltd. | Apparatus and method for discerning a host interface |
US20060043202A1 (en) * | 2004-08-26 | 2006-03-02 | Kyoung-Hun Kim | Method of multi-interfacing between smart card and memory card, and multi-interface card |
JP2006065867A (en) * | 2004-08-26 | 2006-03-09 | Samsung Electronics Co Ltd | Method of multi-interfacing between smart card and memory card and multi-interface card |
US7520438B2 (en) * | 2004-08-26 | 2009-04-21 | Samsung Electronics, Co., Ltd. | Method of multi-interfacing between smart card and memory card, and multi-interface card |
US20060080504A1 (en) * | 2004-10-13 | 2006-04-13 | Bellsouth Intellectual Property Corporation | Apparatus, systems and methods for backing-up information |
US7302537B2 (en) * | 2004-10-13 | 2007-11-27 | At&T Bls Intellectual Property, Inc. | Apparatus, systems and methods for backing-up information |
US7808838B2 (en) | 2004-11-22 | 2010-10-05 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices and methods of controlling the wordline voltage of the same |
US20080291734A1 (en) * | 2004-11-22 | 2008-11-27 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices and methods of controlling the wordline voltage of the same |
US8085595B2 (en) | 2004-11-22 | 2011-12-27 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices and methods of controlling the wordline voltage of the same |
US7423908B2 (en) | 2004-11-22 | 2008-09-09 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices and methods of controlling the wordline voltage of the same |
US8127065B2 (en) * | 2005-04-18 | 2012-02-28 | Nokia Corporation | Storage card having selectable contact elements and method of its operation |
US20090043935A1 (en) * | 2005-04-18 | 2009-02-12 | Heikki Huomo | Storage card having selectable contact elements and method of its operation |
US8433840B2 (en) | 2005-04-18 | 2013-04-30 | Nokia Corporation | Storage card having selectable contact elements and method of its operation |
EP1883041A1 (en) * | 2005-05-18 | 2008-01-30 | Sony Corporation | Memory card and card adapter |
US20080065830A1 (en) * | 2005-05-18 | 2008-03-13 | Yoshitaka Aoki | Memory Card and Card Adapter |
WO2006123707A1 (en) | 2005-05-18 | 2006-11-23 | Sony Corporation | Memory card and card adapter |
EP1883041A4 (en) * | 2005-05-18 | 2010-04-14 | Sony Corp | Memory card and card adapter |
US7490193B2 (en) | 2005-06-13 | 2009-02-10 | Samsung Electronics Co., Ltd | Flash memory devices with MMC interfaces and methods of operating the same |
US20060282609A1 (en) * | 2005-06-13 | 2006-12-14 | Jo Seong-Kue | Flash memory devices with MMC interfaces and methods of operating the same |
KR100707308B1 (en) * | 2005-06-13 | 2007-04-12 | 삼성전자주식회사 | Flash memory device with mmc interface and memory system including the same |
US8544744B2 (en) | 2005-12-22 | 2013-10-01 | Lg Electronics Inc. | Method for a more efficient use of an interface between a smart card and a device, associated smart card and device |
US20070145133A1 (en) * | 2005-12-22 | 2007-06-28 | Lg Electronics Inc. | Method for a more efficient use of an interface between a smart card and a device, associated smart card and device |
EP1801737A1 (en) * | 2005-12-22 | 2007-06-27 | LG Electronics, Inc. | Method for a more efficient use of an interface between a smart card and a device, associated smart card and device |
US8239596B2 (en) * | 2006-02-17 | 2012-08-07 | Kt Corporation | IC card, terminal with IC card and initializing method thereof |
US20080320187A1 (en) * | 2006-02-17 | 2008-12-25 | Ktfreetel Co.,Ltd. | Ic card, terminal with ic card and initializing method thereof |
US20090043918A1 (en) * | 2006-02-27 | 2009-02-12 | Nxp B.V. | Negotiation of a Proper Communication Protocol Between a Data Carrier and a Reader Device |
US8639854B2 (en) * | 2006-02-27 | 2014-01-28 | Nxp B.V. | Negotiation of a proper communication protocol between a data carrier and a reader device |
US7523243B2 (en) * | 2006-04-14 | 2009-04-21 | Standard Microsystems Corporation | Multi-host USB device controller |
US20090106474A1 (en) * | 2006-04-14 | 2009-04-23 | Bohm Mark R | Multi-Host USB Device |
US7627708B2 (en) * | 2006-04-14 | 2009-12-01 | Standard Microsystems Corporation | Multi-host USB device |
US20070245057A1 (en) * | 2006-04-14 | 2007-10-18 | Bohm Mark R | Multi-Host USB Device Controller |
US8120707B2 (en) * | 2006-04-20 | 2012-02-21 | Sandisk Il Ltd. | UFD-accomodating multimedia system |
US20070250193A1 (en) * | 2006-04-20 | 2007-10-25 | Sandisk Il Ltd. | Dongle-based multimedia player |
US8330878B2 (en) | 2006-05-08 | 2012-12-11 | Sandisk Il Ltd. | Remotely controllable media distribution device |
US20070260808A1 (en) * | 2006-05-08 | 2007-11-08 | Sandisk Il Ltd. | Remotely controllable media distribution device |
US20080005424A1 (en) * | 2006-05-14 | 2008-01-03 | Sandisk Il Ltd. | Dual Mode Digital Multimedia Connector |
US7716400B2 (en) * | 2006-05-14 | 2010-05-11 | Sandisk Il Ltd. | Dual mode digital multimedia connector |
US8348687B2 (en) | 2006-05-14 | 2013-01-08 | Sandisk Il Ltd. | Dual mode digital multimedia connector |
US20070273643A1 (en) * | 2006-05-24 | 2007-11-29 | Sandisk Il Ltd. | Dongle joystick |
US20100281187A1 (en) * | 2006-05-30 | 2010-11-04 | Sang-Bum Kim | Methods of Operating Electronic Devices Having USB Interfaces Capable of Supporting Multiple USB Interface Standards |
US8352640B2 (en) | 2006-05-30 | 2013-01-08 | Samsung Electronics Co., Ltd. | Methods of operating electronic devices having USB interfaces capable of supporting multiple USB interface standards |
US20080006704A1 (en) * | 2006-07-07 | 2008-01-10 | Samsung Electronics Co. Ltd. | Smart card including a plurality of different interfaces |
US20080071940A1 (en) * | 2006-07-21 | 2008-03-20 | Samsung Electronics Co., Ltd. | Device of identifying host protocol and smart card including the same |
US20080276015A1 (en) * | 2006-07-21 | 2008-11-06 | Samsung Electronics Co., Ltd. | Device of identifying host protocol and smart card including the same |
US7805544B2 (en) * | 2006-07-21 | 2010-09-28 | Samsung Electronics Co., Ltd. | Device of identifying host protocol and smart card including the same |
US8046502B2 (en) * | 2006-07-21 | 2011-10-25 | Samsung Electronics Co., Ltd. | Device of identifying host protocol and smart card including the same |
US8010752B2 (en) * | 2006-10-26 | 2011-08-30 | Samsung Electronics Co., Ltd. | Performing initialization for non access-selected memory device supporting multimediacard (MMC) interface |
US20080104304A1 (en) * | 2006-10-26 | 2008-05-01 | Young Su Shin | Storage interfacing method and apparatus |
US20080245878A1 (en) * | 2007-04-05 | 2008-10-09 | Shigemasa Shiota | Ic card |
US20160070500A1 (en) * | 2007-07-30 | 2016-03-10 | Stroz Friedberg, Inc. | System, Method, and Computer Program Product for Detecting Access to a Memory Device |
US10032019B2 (en) * | 2007-07-30 | 2018-07-24 | Stroz Friedberg, Inc. | System, method, and computer program product for detecting access to a memory device |
EP2075744A1 (en) | 2007-12-31 | 2009-07-01 | Motorola, Inc. | A dual mode smart card and dual-mode controller for a smart card reader |
WO2009088705A1 (en) * | 2007-12-31 | 2009-07-16 | Motorola, Inc. | A dual mode smart card and dual-mode controller for a smart card reader |
US8245942B2 (en) | 2007-12-31 | 2012-08-21 | Motorola Mobility Llc | Dual mode smart card and smart card controller |
EP2290589A1 (en) * | 2009-08-05 | 2011-03-02 | Gemalto SA | Electronic circuit for interconnecting a smartcard chip |
US10810476B2 (en) | 2009-08-05 | 2020-10-20 | Thales Dis France Sa | Electronic circuit for interconnecting a smartcard chip |
WO2011015536A1 (en) * | 2009-08-05 | 2011-02-10 | Gemalto Sa | Electronic circuit for interconnecting a smartcard chip |
US20110189866A1 (en) * | 2009-08-14 | 2011-08-04 | Yosi Pinto | Dual Interface Card with Backward and Forward Compatibility |
US20130012049A1 (en) * | 2009-08-14 | 2013-01-10 | Sandisk Il Ltd. | Dual interface card with backward and forward compatibility |
US20110040918A1 (en) * | 2009-08-14 | 2011-02-17 | Yosi Pinto | Host for Use with Dual Interface Card with Backward and Forward Compatibility |
US8296491B2 (en) * | 2009-08-14 | 2012-10-23 | Sandisk Il Ltd. | Host for use with dual interface card with backward and forward compatibility |
US8291144B2 (en) * | 2009-08-14 | 2012-10-16 | Sandisk Il Ltd. | Dual interface card with backward and forward compatibility |
US9904649B2 (en) * | 2009-08-14 | 2018-02-27 | Sandisk Il Ltd. | Dual interface card with backward and forward compatibility |
US9898437B2 (en) | 2009-08-14 | 2018-02-20 | Sandisk Il Ltd. | Host for use with dual interface card with backward and forward compatibility |
TWI479423B (en) * | 2009-08-14 | 2015-04-01 | Sandisk Il Ltd | Dual interface card with backward and forward compatibility |
US8504823B2 (en) | 2009-11-24 | 2013-08-06 | Microsoft Corporation | Dynamic configuration of connectors for system-level communications |
WO2011066334A3 (en) * | 2009-11-24 | 2011-09-15 | Microsoft Corporation | Configurable connector for system-level communication |
US20110125601A1 (en) * | 2009-11-24 | 2011-05-26 | Microsoft Corporation | Invocation of accessory-specific user experience |
US8719112B2 (en) | 2009-11-24 | 2014-05-06 | Microsoft Corporation | Invocation of accessory-specific user experience |
US20110126005A1 (en) * | 2009-11-24 | 2011-05-26 | Microsoft Corporation | Dynamic configuration of connectors for system-level communications |
US9250934B2 (en) | 2011-08-31 | 2016-02-02 | Dell Products L.P. | Memory compatibility system and method |
US20130054949A1 (en) * | 2011-08-31 | 2013-02-28 | Dell Products L.P. | Memory compatibility system and method |
US8639918B2 (en) * | 2011-08-31 | 2014-01-28 | Dell Products L.P. | Memory compatibility system and method |
US9229747B2 (en) | 2011-08-31 | 2016-01-05 | Dell Products L.P. | Memory compatibility system and method |
US20140334097A1 (en) * | 2011-12-01 | 2014-11-13 | Gemalto Sa | Electronic device comprising elements managed by different standardised protocols and method for managing communication between those elements |
US9094053B2 (en) * | 2011-12-01 | 2015-07-28 | Gemalto Sa | Electronic device comprising elements managed by different standardised protocols and method for managing communication between those elements |
CN103578522A (en) * | 2012-08-01 | 2014-02-12 | 慧荣科技股份有限公司 | Storage medium, data transmission system with storage medium and control method thereof |
JP2015230565A (en) * | 2014-06-04 | 2015-12-21 | アルプス電気株式会社 | Communication apparatus |
US20170005648A1 (en) * | 2015-07-02 | 2017-01-05 | Via Technologies, Inc. | Control chip and control system utilizing the same |
US10153759B2 (en) * | 2015-07-02 | 2018-12-11 | Via Technologies, Inc. | Control chip and control system utilizing the same |
US9747994B2 (en) * | 2015-08-27 | 2017-08-29 | Kabushiki Kaisha Toshiba | Memory system |
US20170062066A1 (en) * | 2015-08-27 | 2017-03-02 | Kabushiki Kaisha Toshiba | Memory system |
WO2017140921A1 (en) * | 2016-02-17 | 2017-08-24 | Pérez Ojeda José Antonio | Electronic means of payment |
US20180225891A1 (en) * | 2017-02-08 | 2018-08-09 | Automatic Labs, Inc. | Automated vehicle discovery after connecting to an automotive diagnostic port |
CN114077560A (en) * | 2020-08-19 | 2022-02-22 | 创惟科技股份有限公司 | Read-write control system and method of memory storage device |
CN114039389A (en) * | 2021-10-14 | 2022-02-11 | 昂宝电子(上海)有限公司 | Multi-port charging equipment and protocol handshake implementation framework and method thereof |
WO2023065162A1 (en) * | 2021-10-20 | 2023-04-27 | 深圳市大疆创新科技有限公司 | Data transmission method and device for mobile storage device, and storage medium |
US20230153263A1 (en) * | 2021-11-16 | 2023-05-18 | Infineon Technologies Austria Ag | Flexible high speed interface implementation in a power supply |
CN114513411A (en) * | 2021-12-30 | 2022-05-17 | 电子科技大学 | Unified peripheral interaction interface for internet of things terminal |
Also Published As
Publication number | Publication date |
---|---|
KR100618814B1 (en) | 2006-08-31 |
DE102004033363A1 (en) | 2005-04-14 |
US20080191034A1 (en) | 2008-08-14 |
FR2857117A1 (en) | 2005-01-07 |
US7376773B2 (en) | 2008-05-20 |
DE102004033363B4 (en) | 2009-04-09 |
KR20050003960A (en) | 2005-01-12 |
FR2857117B1 (en) | 2006-12-08 |
US7711865B2 (en) | 2010-05-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7376773B2 (en) | Multi-standard protocol storage devices and methods of operating the same | |
US7237049B2 (en) | Multimedia/secure digital cards and adapters for interfacing using voltage levels to determine host types and methods of operating | |
US6851018B2 (en) | Exchanging operation parameters between a data storage device and a controller | |
US10732850B2 (en) | Memory card and host device thereof | |
US8157180B2 (en) | Integrated circuit device with multiple communication modes and operating method thereof | |
US8769160B2 (en) | Multi-interface memory card and method of operation | |
US7374108B2 (en) | Write protection and use of erase tags in a single host multiple cards system | |
US8176215B2 (en) | Semiconductor memory device and control method for semiconductor memory device | |
US9104816B2 (en) | Memory card having plurality of interface ports, memory card system, and data communication method for the memory card | |
KR100823166B1 (en) | Memory card to improve communication speed and memory card system having the same | |
US7363441B2 (en) | Portable storage apparatus and method for freely changing data bus width | |
US20060136758A1 (en) | Power off controllers and memory storage apparatus including the same and methods for operating the same | |
US20100125689A1 (en) | Electronic apparatus capable of receiving different types of memory cards | |
US20110113212A1 (en) | Systems for Accessing Memory Card and Methods for Accessing Memory Card by a Control Unit | |
JP2003091703A (en) | Card device | |
US6027029A (en) | Smart card capable of adjusting voltages supplied from external device | |
KR20120016462A (en) | Memory device and memory system including the same | |
US7490193B2 (en) | Flash memory devices with MMC interfaces and methods of operating the same | |
JP4588427B2 (en) | Memory system and data transmission speed setting method between host and memory card | |
US20080162814A1 (en) | Devices and Methods of Operating Memory Devices Including Power Down Response Signals | |
JP2009252109A (en) | Memory card control device | |
US20040137805A1 (en) | Method and a system for detecting bus width, an electronic device, and a peripheral device | |
KR100882207B1 (en) | Memory card including connector for other memory card independently interfacing host using MMC protocol | |
JP2007122241A (en) | Memory card controller and memory card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, YONG-HYEON;JEON, TAE-KEUN;KIM, SEONG-HYUN;REEL/FRAME:015106/0809 Effective date: 20040628 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20120520 |