US20050026392A1 - Method for depositing III-V semiconductor layers on a non-III-V substrate - Google Patents
Method for depositing III-V semiconductor layers on a non-III-V substrate Download PDFInfo
- Publication number
- US20050026392A1 US20050026392A1 US10/872,905 US87290504A US2005026392A1 US 20050026392 A1 US20050026392 A1 US 20050026392A1 US 87290504 A US87290504 A US 87290504A US 2005026392 A1 US2005026392 A1 US 2005026392A1
- Authority
- US
- United States
- Prior art keywords
- iii
- layer
- substrate
- interlayer
- deposited
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B23/00—Single-crystal growth by condensing evaporated or sublimed materials
- C30B23/02—Epitaxial-layer growth
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
- C30B29/406—Gallium nitride
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02463—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
Definitions
- the invention relates to a method for depositing II-V semiconductor layers, for example gallium arsenide, aluminum arsenide, aluminum arsenide, gallium indium arsenide or gallium indium aluminum arsenide phosphide on a non-III-V substrate, for example silicon, by introducing gaseous starting substances into the process chamber of a reactor.
- II-V semiconductor layers for example gallium arsenide, aluminum arsenide, aluminum arsenide, gallium indium arsenide or gallium indium aluminum arsenide phosphide
- the deposition of the II-V layers is effected using the MOCVD method, in which, by way of example, TMG, TMI, TMAI, arsine, phosphine or NH 3 are introduced as starting substances into the heated process chamber of a reactor, where a substrate made from silicon is located on a substrate holder that has been heated to process temperature.
- TMG, TMI, TMAI, arsine, phosphine or NH 3 are introduced as starting substances into the heated process chamber of a reactor, where a substrate made from silicon is located on a substrate holder that has been heated to process temperature.
- mismatches occur when II-V layers are being deposited on silicon substrates.
- the grown layers have high defect densities.
- silicon substrates have the advantage of being less expensive than III-V substrates and also of being suitable for integration in silicon component structures.
- One possible way of improving the layer quality is to deposit thick semiconductor layers. However, this is limited by the thermal mismatch of the layers. These thermal mismatches lead to lattice stresses and highly stressed layer sequences. This can give rise to cracks in the layers or to mechanical bending.
- a further problem is the combination of III-V layer structures or electronic components fabricated from such layer structures with silicon components on a substrate.
- the invention is based firstly on the object of depositing thick III-V semiconductor layers in crystalline form on a silicon substrate without the disadvantageous lattice stresses occurring.
- the invention is based on the object of combining III-V components with silicon components on one substrate.
- Claim 1 firstly and substantially involves a thin interlayer being deposited between two III-V layers at a reduced growth temperature.
- the reduced growth temperature for the interlayer should as far as possible be at least 100° C. below the growth temperature for the III-V layers.
- the lattice constant of the interlayer preferably to be lower than the lattice constant of the III-V layers.
- the interlayer is preferably deposited in unstressed form.
- the interlayer may contain boron or silicon.
- the thickness of the interlayer is in the nanometer range.
- the III-V layers deposited between the interlayers may be considerably thicker. They may be a few micrometers thick. It is preferable for a seed layer, which may likewise consist of a III-V material, to be present between the silicon substrate and a first III-V layer.
- the II-V layer grows in pseudomorphic form on the interlayer deposited at low temperatures. This leads to stresses. It is preferable to achieve a compressive prestress. The compressive prestress is achieved by means of the low-temperature interlayer.
- the method according to the invention allows the growth of substantially unstressed III-V semiconductor layers in the (Al, Ga, In) (As, PN, Sb) system through the growth of low-temperature layers between III-V layers, with the low temperature always being a temperature that is significantly, i.e. at least 100° C., below the standard growth temperature.
- the tensile stressing during cooling gives rise to the preferred compressive stressing.
- this can be effected by means of a GaAs, AlAs, AlInAs or GalnAlAsPN low-temperature layer.
- Aluminum arsenide, boron aluminum arsenide and also boron arsenside are suitable for use as compressively stressing low-temperature layer in the gallium arsenide system. However, it is also possible to switch to materials belonging to the nitride system.
- the second objective referred to in the introduction is achieved by virtue of the fact that firstly a III-V semiconductor layer is deposited on a non-III-V substrate, in particular on a silicon substrate, by introducing gaseous starting substances into the process chamber of a reactor.
- This III-V semiconductor layer is deposited on a first substrate, which has an orientation that is optimized for the deposition of the III-V layer.
- a silicon substrate with a (111) orientation is particularly suitable for the deposition of a GaN layer.
- this semiconductor layer, together with a thin film of the first substrate, is detached from the substrate.
- the thickness of the film that is also detached is, for example, 50 ⁇ m.
- the detached layer, together with the thin film of the first substrate is applied to a second substrate.
- This second substrate may be a silicon substrate with a (100) orientation.
- Application of the detached layer is preferably effected by adhesive bonding.
- This adhesive bonding may be followed by a masking step.
- a layer sequence is applied to the (100) silicon crystal that then forms the surface by means of silicon technology.
- These layers, which are located adjacent to the III-V layer structures may be insulation layers, electrically conductive layers or p- or n-doped silicon layers.
- the deposited III-V layer is preferably a gallium nitride layer.
- a seed layer of gallium arsenide is deposited on a silicon substrate.
- a buffer layer of gallium arsenide is deposited on this seed layer at the typical growth temperatures for the deposition of high-quality gallium arsenide layers using the MOCVD or VPE method or MBE that are known from the literature.
- a low-temperature interlayer is deposited on this first III-V layer.
- the temperature inside the process chamber i.e. the substrate temperature
- the gases required for the growth of the interlayer are introduced into the process chamber. These gases may be trimethylaluminum and arsine or a boron compound.
- the interlayer is deposited at this reduced temperature until the desired layer thickness, which is between 5 and 50 nm, is reached. It is preferable for the layer thickness to be between 10 and 20 nm.
- the temperature inside the process chamber is raised again. This is effected by suitable heating of the substrate holder. Then, a further gallium arsenide layer is deposited in pseudomorphic form on the low-temperature interlayer. This gallium arsenide layer is considerably thicker than the low-temperature interlayer. Its thickness may amount to a few ⁇ m.
- FIG. 1 diagrammatically depicts in cross section a first substrate having a (111) crystal orientation that is optimized for the deposition of a III-V layer
- FIG. 2 shows the substrate with III-V layers deposited thereon
- FIG. 3 shows the substrate with the III-V layer structure, and also a thin film of the first substrate, detached from it,
- FIG. 4 shows the previously detached layer structure applied to a second substrate
- FIG. 5 shows an illustration corresponding to FIG. 4 after lateral patterning by etching.
- FIG. 1 shows regions of a (111) silicon substrate in cross section.
- two III-V layers 2 , 3 are deposited on this silicon substrate (cf. FIG. 2 ).
- These layers 2 , 3 may be gallium arsenide, gallium nitride, indium phosphide or any other desired III-V composition.
- This layer sequence 2 , 3 is detached together with a thin film 1 ′ of the first substrate 1 .
- the detached layer system 1 ′, 2 , 3 is then adhesively bonded to a second substrate (cf. FIG. 4 ).
- the second substrate is preferably a (100) silicon substrate.
- the (100) silicon surface is optimized for the deposition of further, in particular silicon layers. In particular, this surface orientation is optimized for the deposition of CMOS structures.
- the intermediate product illustrated in FIG. 4 is laterally patterned, which can be effected, for example, by masking. Then, the adhesively bonded layer sequence 1 ′, 2 , 3 is etched away. This layer sequence is removed down into the second substrate 4 , so that the uncovered surface in this etched-away region 5 is a (100) silicon surface on which CMOS structures can be deposited.
Abstract
Description
- This application is a continuation of pending International Patent Application No. PCT/EP02/12869 filed Nov. 16, 2002 which designates the United States and claims priority of pending German Patent Application Nos. 101 63 718.7 filed Dec. 21, 2001, 102 06 753.8 filed Feb. 19, 2002 and 102 19 223.5 filed Apr. 30, 2002.
- The invention relates to a method for depositing II-V semiconductor layers, for example gallium arsenide, aluminum arsenide, aluminum arsenide, gallium indium arsenide or gallium indium aluminum arsenide phosphide on a non-III-V substrate, for example silicon, by introducing gaseous starting substances into the process chamber of a reactor.
- According to the invention, the deposition of the II-V layers is effected using the MOCVD method, in which, by way of example, TMG, TMI, TMAI, arsine, phosphine or NH3 are introduced as starting substances into the heated process chamber of a reactor, where a substrate made from silicon is located on a substrate holder that has been heated to process temperature. Unlike when gallium arsenide is being deposited on gallium arsenide or indium phosphide is being deposited on indium phosphide, mismatches occur when II-V layers are being deposited on silicon substrates. As a corollary effect, the grown layers have high defect densities.
- On the other hand, silicon substrates have the advantage of being less expensive than III-V substrates and also of being suitable for integration in silicon component structures. One possible way of improving the layer quality is to deposit thick semiconductor layers. However, this is limited by the thermal mismatch of the layers. These thermal mismatches lead to lattice stresses and highly stressed layer sequences. This can give rise to cracks in the layers or to mechanical bending.
- A further problem is the combination of III-V layer structures or electronic components fabricated from such layer structures with silicon components on a substrate. In particular, it is desirable to combine optoelectronic III-V components with CMOS components on one substrate.
- The invention is based firstly on the object of depositing thick III-V semiconductor layers in crystalline form on a silicon substrate without the disadvantageous lattice stresses occurring.
- Furthermore, the invention is based on the object of combining III-V components with silicon components on one substrate.
- The object is achieved by the invention given in the claims;
Claim 1 firstly and substantially involves a thin interlayer being deposited between two III-V layers at a reduced growth temperature. The reduced growth temperature for the interlayer should as far as possible be at least 100° C. below the growth temperature for the III-V layers. Furthermore, there is provision for the lattice constant of the interlayer preferably to be lower than the lattice constant of the III-V layers. In a preferred refinement of the invention, there is provision for a multiplicity of interlayers to be deposited, in each case separated by a III-V layer. Therefore, thin interlayers are deposited a number of times, in each case on a III-V layer. The interlayer is preferably deposited in unstressed form. The interlayer may contain boron or silicon. The thickness of the interlayer is in the nanometer range. The III-V layers deposited between the interlayers may be considerably thicker. They may be a few micrometers thick. It is preferable for a seed layer, which may likewise consist of a III-V material, to be present between the silicon substrate and a first III-V layer. The II-V layer grows in pseudomorphic form on the interlayer deposited at low temperatures. This leads to stresses. It is preferable to achieve a compressive prestress. The compressive prestress is achieved by means of the low-temperature interlayer. - The method according to the invention allows the growth of substantially unstressed III-V semiconductor layers in the (Al, Ga, In) (As, PN, Sb) system through the growth of low-temperature layers between III-V layers, with the low temperature always being a temperature that is significantly, i.e. at least 100° C., below the standard growth temperature. The tensile stressing during cooling gives rise to the preferred compressive stressing. In the case of an indium phosphide system, this can be effected by means of a GaAs, AlAs, AlInAs or GalnAlAsPN low-temperature layer. Aluminum arsenide, boron aluminum arsenide and also boron arsenside are suitable for use as compressively stressing low-temperature layer in the gallium arsenide system. However, it is also possible to switch to materials belonging to the nitride system.
- The repeated deposition of low-temperature interlayers of this type makes it possible to constantly reduce the thermal stressing, but also the stressing induced by the lattice mismatch, to such an extent that it is possible to deposit layers of any desired thickness which are then overall substantially unstressed.
- The second objective referred to in the introduction is achieved by virtue of the fact that firstly a III-V semiconductor layer is deposited on a non-III-V substrate, in particular on a silicon substrate, by introducing gaseous starting substances into the process chamber of a reactor. This III-V semiconductor layer is deposited on a first substrate, which has an orientation that is optimized for the deposition of the III-V layer. A silicon substrate with a (111) orientation is particularly suitable for the deposition of a GaN layer. In a subsequent step, this semiconductor layer, together with a thin film of the first substrate, is detached from the substrate. The thickness of the film that is also detached is, for example, 50 μm. In a further process step, the detached layer, together with the thin film of the first substrate, is applied to a second substrate. This second substrate may be a silicon substrate with a (100) orientation. Application of the detached layer is preferably effected by adhesive bonding. This adhesive bonding may be followed by a masking step. According to the invention, there is provision for lateral regions of the applied layer to be removed down into the region of the second substrate. This removal is preferably effected by etching. Then, a layer sequence is applied to the (100) silicon crystal that then forms the surface by means of silicon technology. These layers, which are located adjacent to the III-V layer structures, may be insulation layers, electrically conductive layers or p- or n-doped silicon layers. The deposited III-V layer is preferably a gallium nitride layer.
- In a first exemplary embodiment of the invention, first of all a seed layer of gallium arsenide is deposited on a silicon substrate. A buffer layer of gallium arsenide is deposited on this seed layer at the typical growth temperatures for the deposition of high-quality gallium arsenide layers using the MOCVD or VPE method or MBE that are known from the literature. Then, a low-temperature interlayer is deposited on this first III-V layer. For this purpose, the temperature inside the process chamber, i.e. the substrate temperature, is reduced by at least 100° C. Then, the gases required for the growth of the interlayer are introduced into the process chamber. These gases may be trimethylaluminum and arsine or a boron compound. The interlayer is deposited at this reduced temperature until the desired layer thickness, which is between 5 and 50 nm, is reached. It is preferable for the layer thickness to be between 10 and 20 nm.
- After the low-temperature interlayer has been deposited, the temperature inside the process chamber is raised again. This is effected by suitable heating of the substrate holder. Then, a further gallium arsenide layer is deposited in pseudomorphic form on the low-temperature interlayer. This gallium arsenide layer is considerably thicker than the low-temperature interlayer. Its thickness may amount to a few μm.
- To achieve particularly thick buffer layers, it is possible for a further low-temperature interlayer, which likewise have a lower lattice constant than gallium arsenide, to be deposited on the gallium arsenide layer described above. Gallium arsenide can then be deposited once again on this interlayer. Overall, the method leads to a thick gallium arsenide layer with few dislocations.
- The method for applying III-V layers in lateral proximity to IV structures is explained in a second exemplary embodiment. In the drawing:
-
FIG. 1 diagrammatically depicts in cross section a first substrate having a (111) crystal orientation that is optimized for the deposition of a III-V layer, -
FIG. 2 shows the substrate with III-V layers deposited thereon, -
FIG. 3 shows the substrate with the III-V layer structure, and also a thin film of the first substrate, detached from it, -
FIG. 4 shows the previously detached layer structure applied to a second substrate, and -
FIG. 5 shows an illustration corresponding toFIG. 4 after lateral patterning by etching. -
FIG. 1 shows regions of a (111) silicon substrate in cross section. In the exemplary embodiment, two III-V layers FIG. 2 ). Theselayers - This
layer sequence thin film 1′ of thefirst substrate 1. Thedetached layer system 1′, 2, 3 is then adhesively bonded to a second substrate (cf.FIG. 4 ). The second substrate is preferably a (100) silicon substrate. The (100) silicon surface is optimized for the deposition of further, in particular silicon layers. In particular, this surface orientation is optimized for the deposition of CMOS structures. - To dispose structures of this type adjacent to III-V layers, the intermediate product illustrated in
FIG. 4 is laterally patterned, which can be effected, for example, by masking. Then, the adhesively bondedlayer sequence 1′, 2, 3 is etched away. This layer sequence is removed down into thesecond substrate 4, so that the uncovered surface in this etched-away region 5 is a (100) silicon surface on which CMOS structures can be deposited. - All features disclosed are (inherently) pertinent to the invention. The disclosure content of the associated/appended priority documents (copy of the prior application) is hereby incorporated in its entirety into the disclosure of the application, partly with a view to incorporating features of these documents in claims of the present application.
Claims (18)
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10163718 | 2001-12-21 | ||
DE10163718.7 | 2001-12-21 | ||
DE10206753.8 | 2002-02-19 | ||
DE10206753 | 2002-02-19 | ||
DE10219223A DE10219223A1 (en) | 2001-12-21 | 2002-04-30 | Gaseous formation of thick III-V semiconductor layers on non-III-V substrate, especially silicon, comprises deposition of thin intermediate layer between two III-V layers |
DE10219223.5 | 2002-04-30 | ||
PCT/EP2002/012869 WO2003054929A2 (en) | 2001-12-21 | 2002-11-16 | Method for depositing iii-v semiconductor layers on a non-iii-v substrate |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2002/012869 Continuation WO2003054929A2 (en) | 2001-12-21 | 2002-11-16 | Method for depositing iii-v semiconductor layers on a non-iii-v substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050026392A1 true US20050026392A1 (en) | 2005-02-03 |
US7078318B2 US7078318B2 (en) | 2006-07-18 |
Family
ID=27214692
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/872,905 Expired - Fee Related US7078318B2 (en) | 2001-12-21 | 2004-06-21 | Method for depositing III-V semiconductor layers on a non-III-V substrate |
Country Status (6)
Country | Link |
---|---|
US (1) | US7078318B2 (en) |
EP (1) | EP1459362A2 (en) |
JP (1) | JP2006512748A (en) |
AU (1) | AU2002366856A1 (en) |
TW (1) | TWI265558B (en) |
WO (1) | WO2003054929A2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060220031A1 (en) * | 2005-04-05 | 2006-10-05 | Lumileds Lighting U.S., Llc | A1lnGaP LED having reduced temperature dependence |
JP2009514252A (en) * | 2005-11-01 | 2009-04-02 | マサチューセッツ・インスティテュート・オブ・テクノロジー | Monolithically integrated semiconductor materials and devices |
US20120241821A1 (en) * | 2009-12-01 | 2012-09-27 | Soitec | Heterostructure for electronic power components, optoelectronic or photovoltaic components |
US8759169B2 (en) | 2009-10-31 | 2014-06-24 | X—FAB Semiconductor Foundries AG | Method for producing silicon semiconductor wafers comprising a layer for integrating III-V semiconductor components |
CN104040706A (en) * | 2012-01-13 | 2014-09-10 | 应用材料公司 | Methods for depositing group III-V layers on substrates |
US20160375651A1 (en) * | 2015-06-24 | 2016-12-29 | United States Gypsum Company | Composite gypsum board and methods related thereto |
US11534790B2 (en) | 2017-04-10 | 2022-12-27 | Samsung Display Co., Ltd. | Apparatus and method of manufacturing display apparatus |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070262051A1 (en) * | 2006-05-12 | 2007-11-15 | Advanced Chip Engineering Technology Inc. | Method of plasma etching with pattern mask |
US7825432B2 (en) * | 2007-03-09 | 2010-11-02 | Cree, Inc. | Nitride semiconductor structures with interlayer structures |
US8362503B2 (en) | 2007-03-09 | 2013-01-29 | Cree, Inc. | Thick nitride semiconductor structures with interlayer structures |
US20080314311A1 (en) * | 2007-06-24 | 2008-12-25 | Burrows Brian H | Hvpe showerhead design |
US20090149008A1 (en) * | 2007-10-05 | 2009-06-11 | Applied Materials, Inc. | Method for depositing group iii/v compounds |
EP2215282B1 (en) | 2007-10-11 | 2016-11-30 | Valence Process Equipment, Inc. | Chemical vapor deposition reactor |
US8183132B2 (en) * | 2009-04-10 | 2012-05-22 | Applied Materials, Inc. | Methods for fabricating group III nitride structures with a cluster tool |
US8568529B2 (en) | 2009-04-10 | 2013-10-29 | Applied Materials, Inc. | HVPE chamber hardware |
WO2010124261A2 (en) * | 2009-04-24 | 2010-10-28 | Applied Materials, Inc. | Substrate pretreatment for subsequent high temperature group iii depositions |
US20100273291A1 (en) * | 2009-04-28 | 2010-10-28 | Applied Materials, Inc. | Decontamination of mocvd chamber using nh3 purge after in-situ cleaning |
JP2012525718A (en) * | 2009-04-29 | 2012-10-22 | アプライド マテリアルズ インコーポレイテッド | Method for forming an in situ pre-GaN deposition layer in HVPE |
US20110256692A1 (en) | 2010-04-14 | 2011-10-20 | Applied Materials, Inc. | Multiple precursor concentric delivery showerhead |
DE102010046792A1 (en) | 2010-09-28 | 2012-03-29 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip and method for its production |
TWI534291B (en) | 2011-03-18 | 2016-05-21 | 應用材料股份有限公司 | Showerhead assembly |
WO2013120960A1 (en) | 2012-02-15 | 2013-08-22 | Ursula Kastner | Device and method for analysis and transfection of cells or particles |
US8603898B2 (en) | 2012-03-30 | 2013-12-10 | Applied Materials, Inc. | Method for forming group III/V conformal layers on silicon substrates |
US9941295B2 (en) | 2015-06-08 | 2018-04-10 | Sandisk Technologies Llc | Method of making a three-dimensional memory device having a heterostructure quantum well channel |
US9425299B1 (en) | 2015-06-08 | 2016-08-23 | Sandisk Technologies Llc | Three-dimensional memory device having a heterostructure quantum well channel |
US9721963B1 (en) | 2016-04-08 | 2017-08-01 | Sandisk Technologies Llc | Three-dimensional memory device having a transition metal dichalcogenide channel |
US10879134B2 (en) | 2016-06-22 | 2020-12-29 | Intel Corporation | Techniques for monolithic co-integration of silicon and III-N semiconductor transistors |
US9818801B1 (en) | 2016-10-14 | 2017-11-14 | Sandisk Technologies Llc | Resistive three-dimensional memory device with heterostructure semiconductor local bit line and method of making thereof |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4891329A (en) * | 1988-11-29 | 1990-01-02 | University Of North Carolina | Method of forming a nonsilicon semiconductor on insulator structure |
US5268327A (en) * | 1984-04-27 | 1993-12-07 | Advanced Energy Fund Limited Partnership | Epitaxial compositions |
US5966622A (en) * | 1997-10-08 | 1999-10-12 | Lucent Technologies Inc. | Process for bonding crystalline substrates with different crystal lattices |
US6139628A (en) * | 1997-04-09 | 2000-10-31 | Matsushita Electronics Corporation | Method of forming gallium nitride crystal |
US6191006B1 (en) * | 1994-03-16 | 2001-02-20 | Nec Corporation | Method of bonding a III-V group compound semiconductor layer on a silicon substrate |
US6242324B1 (en) * | 1999-08-10 | 2001-06-05 | The United States Of America As Represented By The Secretary Of The Navy | Method for fabricating singe crystal materials over CMOS devices |
US20010009134A1 (en) * | 1998-10-15 | 2001-07-26 | Lg Electronics Inc. | GaN system compound semiconductor and method for growing crystal thereof |
US6303405B1 (en) * | 1998-09-25 | 2001-10-16 | Kabushiki Kaisha Toshiba | Semiconductor light emitting element, and its manufacturing method |
US6376866B1 (en) * | 1994-08-22 | 2002-04-23 | Rohm Co., Ltd. | GaN semiconductor light emitting device having a group II-VI substrate |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5076860A (en) * | 1989-01-13 | 1991-12-31 | Kabushiki Kaisha Toshiba | Algan compound semiconductor material |
JP3104979B2 (en) * | 1990-07-27 | 2000-10-30 | 株式会社東芝 | Ultraviolet semiconductor laser, semiconductor device, and manufacturing method thereof |
JP4700147B2 (en) * | 1998-11-27 | 2011-06-15 | フィリップス ルミレッズ ライティング カンパニー リミテッド ライアビリティ カンパニー | Nitride semiconductor deposition substrate |
WO2001043174A2 (en) * | 1999-12-13 | 2001-06-14 | North Carolina State University | Fabrication of gallium nitride layers on textured silicon substrates |
FR2809867B1 (en) * | 2000-05-30 | 2003-10-24 | Commissariat Energie Atomique | FRAGILE SUBSTRATE AND METHOD FOR MANUFACTURING SUCH SUBSTRATE |
FR2810159B1 (en) * | 2000-06-09 | 2005-04-08 | Centre Nat Rech Scient | THICK LAYER OF GALLIUM NITRIDE OR MIXED NITRIDE OF GALLIUM AND ANOTHER METAL, PROCESS FOR PREPARING THE SAME, AND ELECTRONIC OR OPTOELECTRONIC DEVICE COMPRISING SUCH A LAYER |
-
2002
- 2002-11-16 AU AU2002366856A patent/AU2002366856A1/en not_active Abandoned
- 2002-11-16 JP JP2003555558A patent/JP2006512748A/en active Pending
- 2002-11-16 WO PCT/EP2002/012869 patent/WO2003054929A2/en not_active Application Discontinuation
- 2002-11-16 EP EP02790389A patent/EP1459362A2/en not_active Withdrawn
- 2002-12-12 TW TW091135979A patent/TWI265558B/en not_active IP Right Cessation
-
2004
- 2004-06-21 US US10/872,905 patent/US7078318B2/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5268327A (en) * | 1984-04-27 | 1993-12-07 | Advanced Energy Fund Limited Partnership | Epitaxial compositions |
US4891329A (en) * | 1988-11-29 | 1990-01-02 | University Of North Carolina | Method of forming a nonsilicon semiconductor on insulator structure |
US6191006B1 (en) * | 1994-03-16 | 2001-02-20 | Nec Corporation | Method of bonding a III-V group compound semiconductor layer on a silicon substrate |
US6376866B1 (en) * | 1994-08-22 | 2002-04-23 | Rohm Co., Ltd. | GaN semiconductor light emitting device having a group II-VI substrate |
US6139628A (en) * | 1997-04-09 | 2000-10-31 | Matsushita Electronics Corporation | Method of forming gallium nitride crystal |
US5966622A (en) * | 1997-10-08 | 1999-10-12 | Lucent Technologies Inc. | Process for bonding crystalline substrates with different crystal lattices |
US6303405B1 (en) * | 1998-09-25 | 2001-10-16 | Kabushiki Kaisha Toshiba | Semiconductor light emitting element, and its manufacturing method |
US20010009134A1 (en) * | 1998-10-15 | 2001-07-26 | Lg Electronics Inc. | GaN system compound semiconductor and method for growing crystal thereof |
US6242324B1 (en) * | 1999-08-10 | 2001-06-05 | The United States Of America As Represented By The Secretary Of The Navy | Method for fabricating singe crystal materials over CMOS devices |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060220031A1 (en) * | 2005-04-05 | 2006-10-05 | Lumileds Lighting U.S., Llc | A1lnGaP LED having reduced temperature dependence |
US20070131961A1 (en) * | 2005-04-05 | 2007-06-14 | Philips Lumileds Lighting Company, Llc | AlInGaP LED Having Reduced Temperature Dependence |
US7244630B2 (en) * | 2005-04-05 | 2007-07-17 | Philips Lumileds Lighting Company, Llc | A1InGaP LED having reduced temperature dependence |
US7544525B2 (en) | 2005-04-05 | 2009-06-09 | Philips Lumileds Lighting Co., Llc | AllnGaP LED having reduced temperature dependence |
US20090230381A1 (en) * | 2005-04-05 | 2009-09-17 | Koninklijke Philips Electronics N.V. | AlInGaP LED HAVING REDUCED TEMPERATURE DEPENDENCE |
US7863631B2 (en) | 2005-04-05 | 2011-01-04 | Koninklijke Philips Electronics N.V. | A1InGaP LED having reduced temperature dependence |
JP2009514252A (en) * | 2005-11-01 | 2009-04-02 | マサチューセッツ・インスティテュート・オブ・テクノロジー | Monolithically integrated semiconductor materials and devices |
US8759169B2 (en) | 2009-10-31 | 2014-06-24 | X—FAB Semiconductor Foundries AG | Method for producing silicon semiconductor wafers comprising a layer for integrating III-V semiconductor components |
US8759881B2 (en) * | 2009-12-01 | 2014-06-24 | Soitec | Heterostructure for electronic power components, optoelectronic or photovoltaic components |
US20120241821A1 (en) * | 2009-12-01 | 2012-09-27 | Soitec | Heterostructure for electronic power components, optoelectronic or photovoltaic components |
CN104040706A (en) * | 2012-01-13 | 2014-09-10 | 应用材料公司 | Methods for depositing group III-V layers on substrates |
KR20140113724A (en) * | 2012-01-13 | 2014-09-24 | 어플라이드 머티어리얼스, 인코포레이티드 | Methods for depositing group iii-v layers on substrates |
KR101703017B1 (en) | 2012-01-13 | 2017-02-06 | 어플라이드 머티어리얼스, 인코포레이티드 | - methods for depositing group - layers on substrates |
CN107507763A (en) * | 2012-01-13 | 2017-12-22 | 应用材料公司 | The method that III V group layer is deposited on substrate |
US20160375651A1 (en) * | 2015-06-24 | 2016-12-29 | United States Gypsum Company | Composite gypsum board and methods related thereto |
US11534790B2 (en) | 2017-04-10 | 2022-12-27 | Samsung Display Co., Ltd. | Apparatus and method of manufacturing display apparatus |
Also Published As
Publication number | Publication date |
---|---|
US7078318B2 (en) | 2006-07-18 |
AU2002366856A8 (en) | 2003-07-09 |
WO2003054929B1 (en) | 2004-06-10 |
TW200301515A (en) | 2003-07-01 |
JP2006512748A (en) | 2006-04-13 |
WO2003054929A3 (en) | 2004-04-08 |
AU2002366856A1 (en) | 2003-07-09 |
TWI265558B (en) | 2006-11-01 |
EP1459362A2 (en) | 2004-09-22 |
WO2003054929A2 (en) | 2003-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7078318B2 (en) | Method for depositing III-V semiconductor layers on a non-III-V substrate | |
US7811902B2 (en) | Method for manufacturing nitride based single crystal substrate and method for manufacturing nitride based light emitting diode using the same | |
KR100805469B1 (en) | Method for making a substrate in particular for optics, electronics or optoelectronics and resulting substrate | |
KR100897589B1 (en) | Preparation method of a coating of gallium nitride | |
EP1595280B1 (en) | Buffer structure for heteroepitaxy on a silicon substrate | |
JP5371430B2 (en) | Semiconductor substrate, method for manufacturing a self-supporting semiconductor substrate by hydride vapor phase epitaxy, and mask layer used therefor | |
JP4809887B2 (en) | Method for manufacturing gallium nitride substrate | |
US20070278622A1 (en) | Gallium Nitride Device Substrate Contaning A Lattice Parameter Altering Element | |
US20100044719A1 (en) | III-V Compound Semiconductor Epitaxy Using Lateral Overgrowth | |
CN100505164C (en) | Fabrication process of nitride semiconductor substrate and composite material substrate | |
EP1568083A2 (en) | Gallium nitride-based devices and manufacturing process | |
KR100921789B1 (en) | Method for preparing compound semiconductor substrate | |
JP5904696B2 (en) | Combined substrate and method of manufacturing combined substrate | |
CN101651092B (en) | A method of forming a circuit structure | |
JP2000036620A (en) | Multi-layer indium-contained nitride buffer layer for nitride epitaxy | |
US6967355B2 (en) | Group III-nitride on Si using epitaxial BP buffer layer | |
CN103199168A (en) | Method of growing nitride semiconductor layer | |
US11916111B2 (en) | Single crystal semiconductor structure and method of fabricating the same | |
CA1320103C (en) | Annealing method for iii-v deposition | |
US10600645B2 (en) | Manufacturing method of gallium nitride substrate | |
US6033490A (en) | Growth of GaN layers on quartz substrates | |
KR20040070239A (en) | Method for depositing iii-v semiconductor layers on a non-iii-v substrate | |
KR101216367B1 (en) | Stiffening layers for the relaxation of strained layers | |
JP2659745B2 (en) | III-Group V compound crystal article and method of forming the same | |
CN116590795A (en) | Method for growing monocrystalline GaN self-supporting substrate by using ceramic substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AIXTRON AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JURGENSEN, HOLGER;KROST, ALOIS;DADGAR, ARMIN;REEL/FRAME:015876/0164;SIGNING DATES FROM 20040628 TO 20040708 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20180718 |