US20050064686A1 - Strained silicon on relaxed sige film with uniform misfit dislocation density - Google Patents

Strained silicon on relaxed sige film with uniform misfit dislocation density Download PDF

Info

Publication number
US20050064686A1
US20050064686A1 US10/667,603 US66760303A US2005064686A1 US 20050064686 A1 US20050064686 A1 US 20050064686A1 US 66760303 A US66760303 A US 66760303A US 2005064686 A1 US2005064686 A1 US 2005064686A1
Authority
US
United States
Prior art keywords
sige layer
atoms
layer
approximately
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/667,603
Other versions
US6872641B1 (en
Inventor
Dureseti Chidambarrao
Omer Dokumaci
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries US Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/667,603 priority Critical patent/US6872641B1/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DOKUMACI, OMER H., CHIDAMBARRAO, DURESETI
Priority to CNB2004100581152A priority patent/CN1326207C/en
Priority to JP2004275965A priority patent/JP2005109474A/en
Priority to US11/048,739 priority patent/US7964865B2/en
Publication of US20050064686A1 publication Critical patent/US20050064686A1/en
Application granted granted Critical
Publication of US6872641B1 publication Critical patent/US6872641B1/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Assigned to WILMINGTON TRUST, NATIONAL ASSOCIATION reassignment WILMINGTON TRUST, NATIONAL ASSOCIATION SECURITY AGREEMENT Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1054Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering

Definitions

  • the invention relates to methods for manufacturing semiconductor devices having improved device performances, and, more particularly to methods for forming a relaxed SiGe film.
  • a device exhibits better performance characteristics when formed on a silicon layer (or cap) that is epitaxially grown on another epitaxially grown SiGe layer that has relaxed on top of the silicon substrate.
  • the silicon cap experiences biaxial tensile strain.
  • an unrelaxed SiGe layer will have a lattice constant that conforms to that of the silicon substrate.
  • the SiGe lattice constant approaches that of its intrinsic lattice constant which is larger than that of silicon.
  • a fully relaxed SiGe layer has a lattice constant close to that of its intrinsic value.
  • the silicon layer When the silicon layer is epitaxially grown thereon, the silicon layer conforms to the larger lattice constant of the relaxed SiGe layer and this applies physical biaxial stress (e.g., expansion) to the silicon layer being formed thereon.
  • This physical stress applied to the silicon layer is beneficial to the devices (e.g., CMOS devices) formed thereon because the expanded silicon layer increases N type device performance and higher Ge concentration in the SiGe layer improves P type device performances.
  • the problem with this conventional approach is that it requires a multi-layered SiGe buffer layer that is very thick (e.g., a thickness of approximately 5000 ⁇ to 15000 ⁇ ) to achieve misfit dislocations on its surface portion while avoiding threading dislocations between the SiGe layer and the silicon substrate layer, thereby achieving a relaxed SiGe structure on the surface of the multi-layered SiGe layer.
  • this approach significantly increases manufacturing time and costs.
  • the thick graded SiGe buffer layer cannot be easily applicable to silicon-on-substrate (SOI). This is because for silicon-on-insulator the silicon thickness has to be below 1500 ⁇ for the benefits of SOI to be valid.
  • SOI silicon-on-substrate
  • misfit dislocations formed between the SiGe layer and the silicon epitaxial layer are random and highly non-uniform and cannot be easily controlled due to heterogeneous nucleation that cannot be easily controlled.
  • misfit dislocation densities are significantly different from one place to another.
  • the physical stress derived from the non-uniform misfit dislocations are apt to be also highly non-uniform in the silicon epitaxial layer, and this non-uniform stress causes non-uniform benefits for performance with larger variability. Further at those locations where misfit density are high, the defects degrade device performances through shorting device terminals and through other significant leakage mechanisms.
  • a method for manufacturing semiconductor device First, a compressively strained SiGe layer is formed on a silicon substrate. Atoms are ion-implanted to form uniformly distributed interstitial dislocation loops in the SiGe layer. Annealing is performed to form uniformly distributed misfit dislocations at the SiGe-silicon interface.
  • a method for forming a semiconductor substrate is provided.
  • a SiGe layer is formed on a silicon substrate and the SiGe layer is compressively strained.
  • Atoms are controllably ion-implanted onto the SiGe layer to causing uniformly distributed end-of-range damage therein.
  • Annealing is performed to form interstitial dislocation loops uniformly distributed in the SiGe layer.
  • the uniformly distributed interstitial dislocation loops nucleate uniformly distributed misfit dislocations in the SiGe layer.
  • An expansively strained silicon layer is formed on the SiGe layer.
  • Yet another aspect of the invention is a semiconductor device having a silicon substrate.
  • a relaxed SiGe layer is formed on the silicon substrate and the SiGe layer includes uniformly distributed misfit dislocations.
  • An expansively strained silicon layer formed on the relaxed SiGe layer.
  • FIGS. 1 to 4 depict sequential phases of the method according to an embodiment of the invention.
  • FIG. 5 depicts a side view of a semiconductor device structure shown in FIG. 3 after annealing is performed.
  • the invention provides a method that provides an expansively strained silicon layer, which improves performances of the devices formed thereon.
  • the strained silicon layer is formed by epitaxially growing silicon on a relaxed SiGe layer.
  • the relaxed SiGe layer is formed by forming uniformly distributed misfit dislocations in an initially compressively strained SiGe layer formed on a silicon substrate. Nucleation of the misfit dislocations is heavily influenced by interstitial dislocation loops.
  • the interstitial dislocation loops are formed at the desired locations in the SiGe layer with desired densities, in order to control the dislocations and densities of nucleation of the misfit dislocations in the SiGe layer.
  • the compressively strained SiGe layer is relaxed by nucleation of the misfit dislocations. Since the SiGe layer is relaxed, the silicon layer formed thereon is formed as expansively conforming to the larger lattice constant of the relaxed SiGe layer. As a result, the silicon layer is biaxially tensilely strained, and this increases performances of the devices formed thereon.
  • FIG. 1 shows a SiGe layer 12 formed on a silicon substrate 10 .
  • the SiGe layer 12 is formed by epitaxially growing at a thickness of approximately 100 ⁇ to 10000 ⁇ .
  • the invention does not require formation of a thick multi-layered SiGe layer to achieve a relaxed SiGe layer.
  • the silicon substrate 10 has a lattice constant that is less that that of intrinsic unrelaxed SiGe.
  • the SiGe layer 12 when the SiGe layer 12 is epitaxially grown, the SiGe layer 12 is biaxially compressively strained because the underlying silicon layer constrains the epitaxial growth such that the larger lattice structure of the SiGe layer 12 is harmonized with the smaller lattice structure of the silicon substrate 10 .
  • atoms are controllably ion-implanted, as shown by arrows “A”, onto the SiGe layer 12 at implantation concentration and energy sufficient to amorphize an upper surface portion of the SiGe layer 12 .
  • Any neutral amorphization atoms such as Ge or Si, can be used as the ion-implantation atoms.
  • an amorphous layer 14 is formed on the upper surface region of the SiGe layer 12 .
  • the amorphous layer 14 is formed to have a thickness of approximately 30 ⁇ to 300 ⁇ , which is approximately one third of the SiGe layer thickness.
  • Noble gases such as He, Ar, etc. could also be used in lieu of Ge or Si, but the dosage has to be high which may lead to other unwanted leakage issues.
  • the atoms collide with the lattice structure of the SiGe layer 12 and cause amorphization.
  • Ge is ion-implanted at an impurity concentration of approximately 3 ⁇ 10 14 atoms/cm 2 .
  • End-of-range damage to the SiGe layer 12 is formed upon annealing of the amorphized silicon/SiGe material.
  • the end of range damage consists of interstitial loops that coalesce from the damage during annealing. They are relatively stable and have sizes of approximately 100 ⁇ to 500 ⁇ , and have a relatively uniform density.
  • the end-of-range damage is embedded in the SiGe layer 12 from the interface between the amorphous region 14 and the SiGe layer 12 down towards the interface between the SiGe layer 12 and the silicon substrate 10 .
  • the locations of end-of-range damage can be accurately modulated by controlling the ion-implantation concentration and energy.
  • the implantation concentration and energy are controllably selected such that the end-of-range damage is uniformly distributed in the SiGe layer 12 .
  • the atoms are ion-implanted at an implantation concentration of approximately 1 ⁇ 10 14 atoms/cm 2 to 1 ⁇ 10 16 atoms/cm 2 at implantation energy of approximately 5 KeV to 100 KeV.
  • the end-of-range damage provides a basis for nucleation of misfit dislocations.
  • annealing is performed for recrystallization of the amorphous layer 14 .
  • the annealing is performed at a temperature of approximately 500° C to 1100° C. for approximately 1 second to 30 minutes.
  • the annealing can be performed via spike, rapid thermal or other annealing techniques.
  • end-of-range interstitial dislocation loops 16 are formed corresponding to the end-of-range damage.
  • a density of the end-of-range interstitial dislocation loops 16 is approximately 1 ⁇ 10 5 loops/cm 2 to 1 ⁇ 10 12 loops/cm 2 .
  • the compressive strain applied to the SiGe layer 12 is relieved and the SiGe layer 12 is relaxed, as shown by arrows “B” in FIG. 3 .
  • the relaxation of the SiGe layer 12 causes misfit dislocations at the interface between the SiGe layer 12 and the silicon substrate 10 .
  • the end-of-range interstitial dislocation loops 16 provide a basis for nucleation of the misfit dislocations.
  • the misfit dislocations 18 are nucleated under the heavy influence of the end-of-range interstitial dislocation loops 16 that are uniformly distributed at the desired locations and at the desired density.
  • a density of the misfit dislocations in the SiGe layer is approximately 1 ⁇ 10 5 #/cm 2 to 1 ⁇ 10 12 #/cm 2 .
  • FIG. 4 An example is shown in FIG. 4 , in which the misfit dislocations 18 are formed uniformly along the lines connecting two neighboring end-of-range interstitial dislocation loops 16 .
  • FIG. 4 further shows the misfit dislocations 18 forming a grid that relaxes the compressive stress uniformly.
  • the relaxation can be increased by creating more misfit dislocations. This is achieved by increasing density of the end-of-range interstitial dislocation loops 16 since nucleation of the misfit dislocations is heavily dictated by the end-of-range interstitial dislocation loops 16 .
  • FIG. 5 shows a silicon layer 20 formed on the relaxed SiGe layer 12 .
  • the silicon layer 20 is formed by epitaxially growing on the SiGe layer 12 . Since the relaxed SiGe layer 12 has a higher lattice constant than that of silicon, the silicon layer 20 is formed on the SiGe layer 12 as conforming to the higher lattice constant of the relaxed SiGe layer 12 . This applies biaxial tensile strain to the silicon layer 20 .
  • conventional processing steps are performed to form devices on the biaxially strained silicon tensile layer 20 .
  • a gate structure is formed on the silicon layer 20 with a gate oxide therebetween.
  • Source and drain regions are formed in the expansively strained silicon layer 20 by ion-implanting impurity atoms.
  • the tensilely strained silicon layer performs as a substrate and improves device performances.
  • the atoms are ion-implanted after the SiGe layer 12 is formed on the substrate 10 .
  • the atoms can be ion-implanted onto the silicon substrate 10 before the SiGe layer 12 is formed.
  • the ion-implantation can be performed after the silicon layer 20 is formed on the SiGe layer 12 . In these cases, the degree of the silicon relaxation would still increase the silicon relaxation.
  • the silicon layer 20 is expansively strained due to the relaxation of the underlying SiGe layer 12 .
  • the relaxation is caused by forming uniformly distributed misfit dislocations in the compressively strained SiGe layer 12 . Since the misfit dislocations are nucleated under the heavy influence of the end-of-range interstitial dislocation loops 16 , in the invention, the end-of-range interstitial dislocation loops 16 are formed at the desired locations and at the desired density.
  • the uniform distribution of the interstitial dislocation loops 16 is achieved by controllably ion-implanting atoms so as to form uniformly-distributed end-of-range damage to the SiGe layer.
  • the present invention does not require to form a thick multi-layered SiGe layer to avoid thread dislocations. Accordingly, the invention provides time and cost effective methodology for manufacturing an tensilely strained silicon layer.

Abstract

A method for forming a semiconductor substrate structure is provided. A compressively strained SiGe layer is formed on a silicon substrate. Atoms are ion-implanted onto the SiGe layer to cause end-of-range damage. Annealing is performed to relax the strained SiGe layer. During the annealing, interstitial dislocation loops are formed as uniformly distributed in the SiGe layer. The interstitial dislocation loops provide a basis for nucleation of misfit dislocations between the SiGe layer and the silicon substrate. Since the interstitial dislocation loops are distributed uniformly, the misfit locations are also distributed uniformly, thereby relaxing the SiGe layer. A tensilely strained silicon layer is formed on the relaxed SiGe layer.

Description

    BACKGROUND OF THE INVENTION FIELD OF THE INVENTION
  • The invention relates to methods for manufacturing semiconductor devices having improved device performances, and, more particularly to methods for forming a relaxed SiGe film.
  • BACKGROUND DESCRIPTION
  • The escalating requirements for ultra large scale integration semiconductor devices require ever increasing high performance and density of transistors. With device scaling-down reaching limits, the trend has been to seek new materials and methods that enhance device performance. One of the most direct methods to increase performance is through mobility enhancement. It has been known that stress or strain applied to semiconductor lattice structures can improve device performances. For example, an N type device formed on an biaxially strained (e.g., an expanded lattice) silicon substrate exhibits better device performances than other N type devices formed on a silicon substrate without strain (or the expanded lattice structure). Also, a P type device having longitudinal (in the direction of current flow) compressive strain exhibits better device performance than other P type devices formed on a silicon substrate without such strain. The P type device also exhibits enhanced performance with very large biaxial tensile strain.
  • Alternatively, it has been known that a device exhibits better performance characteristics when formed on a silicon layer (or cap) that is epitaxially grown on another epitaxially grown SiGe layer that has relaxed on top of the silicon substrate. In this system, the silicon cap experiences biaxial tensile strain. When epitaxially grown on silicon, an unrelaxed SiGe layer will have a lattice constant that conforms to that of the silicon substrate. Upon relaxation (through a high temperature process for example) the SiGe lattice constant approaches that of its intrinsic lattice constant which is larger than that of silicon. A fully relaxed SiGe layer has a lattice constant close to that of its intrinsic value. When the silicon layer is epitaxially grown thereon, the silicon layer conforms to the larger lattice constant of the relaxed SiGe layer and this applies physical biaxial stress (e.g., expansion) to the silicon layer being formed thereon. This physical stress applied to the silicon layer is beneficial to the devices (e.g., CMOS devices) formed thereon because the expanded silicon layer increases N type device performance and higher Ge concentration in the SiGe layer improves P type device performances.
  • Relaxation in SiGe on silicon substrates occurs through the formation of misfit dislocations. For a perfectly relaxed substrate, one can envision a grid of misfit dislocations equally spaced that relieve the stress. The misfit dislocations facilitate the lattice constant in the SiGe layer to seek its intrinsic value by providing extra half-planes of silicon in the substrate. The mismatch strain across the SiGe/silicon interface is then accommodated and the SiGe lattice constant is allowed to get larger.
  • However, the problem with this conventional approach is that it requires a multi-layered SiGe buffer layer that is very thick (e.g., a thickness of approximately 5000 Å to 15000 Å) to achieve misfit dislocations on its surface portion while avoiding threading dislocations between the SiGe layer and the silicon substrate layer, thereby achieving a relaxed SiGe structure on the surface of the multi-layered SiGe layer. Also, this approach significantly increases manufacturing time and costs. Further, the thick graded SiGe buffer layer cannot be easily applicable to silicon-on-substrate (SOI). This is because for silicon-on-insulator the silicon thickness has to be below 1500 Å for the benefits of SOI to be valid. The SiGe buffered layer structure is too thick.
  • Another problem is that misfit dislocations formed between the SiGe layer and the silicon epitaxial layer are random and highly non-uniform and cannot be easily controlled due to heterogeneous nucleation that cannot be easily controlled. Also, misfit dislocation densities are significantly different from one place to another. Thus, the physical stress derived from the non-uniform misfit dislocations are apt to be also highly non-uniform in the silicon epitaxial layer, and this non-uniform stress causes non-uniform benefits for performance with larger variability. Further at those locations where misfit density are high, the defects degrade device performances through shorting device terminals and through other significant leakage mechanisms.
  • Therefore, there is a need for effective methodology for manufacturing a relaxed SiGe layer.
  • SUMMARY OF THE INVENTION
  • In an aspect of the invention, a method is provided for manufacturing semiconductor device. First, a compressively strained SiGe layer is formed on a silicon substrate. Atoms are ion-implanted to form uniformly distributed interstitial dislocation loops in the SiGe layer. Annealing is performed to form uniformly distributed misfit dislocations at the SiGe-silicon interface.
  • In another aspect of the invention, a method for forming a semiconductor substrate is provided. A SiGe layer is formed on a silicon substrate and the SiGe layer is compressively strained. Atoms are controllably ion-implanted onto the SiGe layer to causing uniformly distributed end-of-range damage therein. Annealing is performed to form interstitial dislocation loops uniformly distributed in the SiGe layer. The uniformly distributed interstitial dislocation loops nucleate uniformly distributed misfit dislocations in the SiGe layer. An expansively strained silicon layer is formed on the SiGe layer.
  • Yet another aspect of the invention is a semiconductor device having a silicon substrate. A relaxed SiGe layer is formed on the silicon substrate and the SiGe layer includes uniformly distributed misfit dislocations. An expansively strained silicon layer formed on the relaxed SiGe layer.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing and other advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
  • FIGS. 1 to 4 depict sequential phases of the method according to an embodiment of the invention; and
  • FIG. 5 depicts a side view of a semiconductor device structure shown in FIG. 3 after annealing is performed.
  • DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION
  • The invention provides a method that provides an expansively strained silicon layer, which improves performances of the devices formed thereon. The strained silicon layer is formed by epitaxially growing silicon on a relaxed SiGe layer. The relaxed SiGe layer is formed by forming uniformly distributed misfit dislocations in an initially compressively strained SiGe layer formed on a silicon substrate. Nucleation of the misfit dislocations is heavily influenced by interstitial dislocation loops. Thus, in the invention, the interstitial dislocation loops are formed at the desired locations in the SiGe layer with desired densities, in order to control the dislocations and densities of nucleation of the misfit dislocations in the SiGe layer. Thus, the compressively strained SiGe layer is relaxed by nucleation of the misfit dislocations. Since the SiGe layer is relaxed, the silicon layer formed thereon is formed as expansively conforming to the larger lattice constant of the relaxed SiGe layer. As a result, the silicon layer is biaxially tensilely strained, and this increases performances of the devices formed thereon.
  • FIG. 1 shows a SiGe layer 12 formed on a silicon substrate 10. In an embodiment, the SiGe layer 12 is formed by epitaxially growing at a thickness of approximately 100 Å to 10000 Å. Thus, contrary to conventional art, the invention does not require formation of a thick multi-layered SiGe layer to achieve a relaxed SiGe layer. The silicon substrate 10 has a lattice constant that is less that that of intrinsic unrelaxed SiGe. Thus, when the SiGe layer 12 is epitaxially grown, the SiGe layer 12 is biaxially compressively strained because the underlying silicon layer constrains the epitaxial growth such that the larger lattice structure of the SiGe layer 12 is harmonized with the smaller lattice structure of the silicon substrate 10.
  • In FIG. 2, atoms are controllably ion-implanted, as shown by arrows “A”, onto the SiGe layer 12 at implantation concentration and energy sufficient to amorphize an upper surface portion of the SiGe layer 12. Any neutral amorphization atoms, such as Ge or Si, can be used as the ion-implantation atoms. As the result, an amorphous layer 14 is formed on the upper surface region of the SiGe layer 12. In an embodiment, the amorphous layer 14 is formed to have a thickness of approximately 30 Å to 300 Å, which is approximately one third of the SiGe layer thickness. Noble gases such as He, Ar, etc. could also be used in lieu of Ge or Si, but the dosage has to be high which may lead to other unwanted leakage issues.
  • During the ion-implantation, the atoms collide with the lattice structure of the SiGe layer 12 and cause amorphization. In an embodiment, for the amorphization, Ge is ion-implanted at an impurity concentration of approximately 3×1014 atoms/cm2. End-of-range damage to the SiGe layer 12 is formed upon annealing of the amorphized silicon/SiGe material. The end of range damage consists of interstitial loops that coalesce from the damage during annealing. They are relatively stable and have sizes of approximately 100 Å to 500 Å, and have a relatively uniform density.
  • The end-of-range damage is embedded in the SiGe layer 12 from the interface between the amorphous region 14 and the SiGe layer 12 down towards the interface between the SiGe layer 12 and the silicon substrate 10. The locations of end-of-range damage can be accurately modulated by controlling the ion-implantation concentration and energy. Thus, when the atoms are ion-implanted to form the amorphous layer 14, the implantation concentration and energy are controllably selected such that the end-of-range damage is uniformly distributed in the SiGe layer 12. For example, the atoms are ion-implanted at an implantation concentration of approximately 1×1014 atoms/cm2 to 1×10 16 atoms/cm2 at implantation energy of approximately 5 KeV to 100 KeV. As will be explained later, the end-of-range damage provides a basis for nucleation of misfit dislocations.
  • Subsequently, annealing is performed for recrystallization of the amorphous layer 14. In an embodiment, the annealing is performed at a temperature of approximately 500° C to 1100° C. for approximately 1 second to 30 minutes. Also, the annealing can be performed via spike, rapid thermal or other annealing techniques. As shown in FIG. 3, upon performing annealing, end-of-range interstitial dislocation loops 16 are formed corresponding to the end-of-range damage. In an embodiment, a density of the end-of-range interstitial dislocation loops 16 is approximately 1×105 loops/cm2 to 1×1012 loops/cm2.
  • While the SiGe layer 12 is annealed and the amorphous layer 14 is recrystallized, the compressive strain applied to the SiGe layer 12 is relieved and the SiGe layer 12 is relaxed, as shown by arrows “B” in FIG. 3. When the strained SiGe layer 12 is relaxed, the relaxation of the SiGe layer 12 causes misfit dislocations at the interface between the SiGe layer 12 and the silicon substrate 10. Here, when the misfit dislocations are being created, the end-of-range interstitial dislocation loops 16 provide a basis for nucleation of the misfit dislocations. Thus, the misfit dislocations 18 are nucleated under the heavy influence of the end-of-range interstitial dislocation loops 16 that are uniformly distributed at the desired locations and at the desired density.
  • In an embodiment, a density of the misfit dislocations in the SiGe layer is approximately 1×105 #/cm2 to 1×1012 #/cm2. An example is shown in FIG. 4, in which the misfit dislocations 18 are formed uniformly along the lines connecting two neighboring end-of-range interstitial dislocation loops 16. FIG. 4 further shows the misfit dislocations 18 forming a grid that relaxes the compressive stress uniformly. According to the invention, the relaxation can be increased by creating more misfit dislocations. This is achieved by increasing density of the end-of-range interstitial dislocation loops 16 since nucleation of the misfit dislocations is heavily dictated by the end-of-range interstitial dislocation loops 16.
  • FIG. 5 shows a silicon layer 20 formed on the relaxed SiGe layer 12. In an embodiment, the silicon layer 20 is formed by epitaxially growing on the SiGe layer 12. Since the relaxed SiGe layer 12 has a higher lattice constant than that of silicon, the silicon layer 20 is formed on the SiGe layer 12 as conforming to the higher lattice constant of the relaxed SiGe layer 12. This applies biaxial tensile strain to the silicon layer 20.
  • Although it is not shown, conventional processing steps are performed to form devices on the biaxially strained silicon tensile layer 20. For example, a gate structure is formed on the silicon layer 20 with a gate oxide therebetween. Source and drain regions are formed in the expansively strained silicon layer 20 by ion-implanting impurity atoms. The tensilely strained silicon layer performs as a substrate and improves device performances.
  • In the embodiment described above, the atoms are ion-implanted after the SiGe layer 12 is formed on the substrate 10. However, the atoms can be ion-implanted onto the silicon substrate 10 before the SiGe layer 12 is formed. Alternatively, the ion-implantation can be performed after the silicon layer 20 is formed on the SiGe layer 12. In these cases, the degree of the silicon relaxation would still increase the silicon relaxation.
  • As previously explained so far, according to the invention, the silicon layer 20 is expansively strained due to the relaxation of the underlying SiGe layer 12. The relaxation is caused by forming uniformly distributed misfit dislocations in the compressively strained SiGe layer 12. Since the misfit dislocations are nucleated under the heavy influence of the end-of-range interstitial dislocation loops 16, in the invention, the end-of-range interstitial dislocation loops 16 are formed at the desired locations and at the desired density. The uniform distribution of the interstitial dislocation loops 16 is achieved by controllably ion-implanting atoms so as to form uniformly-distributed end-of-range damage to the SiGe layer. Also, the present invention does not require to form a thick multi-layered SiGe layer to avoid thread dislocations. Accordingly, the invention provides time and cost effective methodology for manufacturing an tensilely strained silicon layer.
  • While the invention has been described in terms of embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

Claims (17)

1. A method for manufacturing a semiconductor device, comprising steps of:
forming a compressively strained SiGe layer on a silicon substrate;
ion-implanting atoms to form uniformly distributed interstitial dislocation loops in the SiGe layer; and
annealing to form uniformly distributed misfit dislocations in the SiGe layer.
2. The method of claim 1, wherein the step of forming the SiGe layer comprises a step of epitaxially growing the SiGe layer on the silicon substrate.
3. The method of claim 2, wherein the SiGe layer is formed at a thickness of approximately 100 Å to 10000 Å.
4. The method of claim 1, further comprising a step of forming a tensilely strained silicon layer on the SiGe layer.
5. The method of claim 1, wherein the step of ion-implanting the atoms causes end-of-range damage in the SiGe layer.
6. The method of claim 1, wherein the step of ion-implanting the atoms causes an amorphous layer to be formed in a surface portion of the SiGe layer.
7. The method of claim 1, wherein the atoms are Ge or Si.
8. The method of claim 1, wherein the atoms are ion-implanted at an implantation concentration of approximately 1×1014 atoms/cm2 to 1×1016 atoms/cm2 at implantation energy of approximately 5 KeV to 100 KeV.
9. The method of claim 1, wherein the step of annealing is formed at a temperature of approximately 500° C. to 1100° C. for approximately 1 second to 30 minutes.
10. The method of claim 1, wherein density of the interstitial dislocation loops is approximately 1×105 loops/cm2 to 1×1012 loops/cm2.
11. The method of claim 10, wherein density of the misfit dislocations is approximately 1×105 #/cm2 to 1×1012 #/cm2.
12. A method for forming a semiconductor substrate, comprising the steps of:
forming a SiGe layer on a silicon substrate, wherein the SiGe layer is compressively strained;
controllably ion-implanting atoms onto the SiGe layer causing uniformly distributed end-of-range damage therein;
annealing to form interstitial dislocation loops uniformly distributed in the SiGe layer, wherein the uniformly distributed interstitial dislocation loops nucleate uniformly distributed misfit dislocations in the SiGe layer; and
forming a tensilely strained silicon layer on the SiGe layer.
13. The method of claim 12, wherein the step of ion-implanting the atoms causes an amorphous layer to be formed in a surface portion of the SiGe layer.
14. The method of claim 12, wherein the atoms are Ge or Si.
15. The method of claim 12, wherein the atoms are ion-implanted at an implantation concentration of approximately 1×1014 atoms/cm2 to 1×1016 atoms/cm2 at implantation energy of approximately 5 KeV to 100 KeV.
16. The method of claim 12, wherein the step of annealing is formed at a temperature of approximately 500° C. to 1100° C. for approximately 1 second to 30 minutes.
17-20. (canceled)
US10/667,603 2003-09-23 2003-09-23 Strained silicon on relaxed sige film with uniform misfit dislocation density Expired - Lifetime US6872641B1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US10/667,603 US6872641B1 (en) 2003-09-23 2003-09-23 Strained silicon on relaxed sige film with uniform misfit dislocation density
CNB2004100581152A CN1326207C (en) 2003-09-23 2004-08-13 Strained silicon on relaxed SiGe film with uniform misfit dislocation density
JP2004275965A JP2005109474A (en) 2003-09-23 2004-09-22 TENSILE DISTORTIONAL SILICON ON LOOSENED SiGe FILM CONTAINING EVEN MISFIT DISLOCATION DENSITY AND FORMING METHOD OF SAME
US11/048,739 US7964865B2 (en) 2003-09-23 2005-02-03 Strained silicon on relaxed sige film with uniform misfit dislocation density

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/667,603 US6872641B1 (en) 2003-09-23 2003-09-23 Strained silicon on relaxed sige film with uniform misfit dislocation density

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/048,739 Division US7964865B2 (en) 2003-09-23 2005-02-03 Strained silicon on relaxed sige film with uniform misfit dislocation density

Publications (2)

Publication Number Publication Date
US20050064686A1 true US20050064686A1 (en) 2005-03-24
US6872641B1 US6872641B1 (en) 2005-03-29

Family

ID=34313339

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/667,603 Expired - Lifetime US6872641B1 (en) 2003-09-23 2003-09-23 Strained silicon on relaxed sige film with uniform misfit dislocation density
US11/048,739 Active 2026-12-04 US7964865B2 (en) 2003-09-23 2005-02-03 Strained silicon on relaxed sige film with uniform misfit dislocation density

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/048,739 Active 2026-12-04 US7964865B2 (en) 2003-09-23 2005-02-03 Strained silicon on relaxed sige film with uniform misfit dislocation density

Country Status (3)

Country Link
US (2) US6872641B1 (en)
JP (1) JP2005109474A (en)
CN (1) CN1326207C (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006048800A1 (en) * 2004-11-02 2006-05-11 Koninklijke Philips Electronics N.V. Method of growing a strained layer
WO2007018495A2 (en) 2005-07-22 2007-02-15 The Regents Of The University Of California Method for controlling dislocation positions in silicon germanium buffer layers
US20070257249A1 (en) * 2006-05-05 2007-11-08 International Business Machines Corporation Silicon/silcion germaninum/silicon body device with embedded carbon dopant
US7482252B1 (en) * 2003-12-22 2009-01-27 Advanced Micro Devices, Inc. Method for reducing floating body effects in SOI semiconductor device without degrading mobility
US20160071728A1 (en) * 2014-09-05 2016-03-10 Tokyo Electron Limited Film forming method and film forming apparatus
US10276695B2 (en) * 2016-08-12 2019-04-30 International Business Machines Corporation Self-aligned inner-spacer replacement process using implantation

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7482214B2 (en) * 2003-12-30 2009-01-27 Texas Instruments Incorporated Transistor design and layout for performance improvement with strain
EP1571241A1 (en) * 2004-03-01 2005-09-07 S.O.I.T.E.C. Silicon on Insulator Technologies Method of manufacturing a wafer
GB2418531A (en) * 2004-09-22 2006-03-29 Univ Warwick Formation of lattice-tuning semiconductor substrates
US7247885B2 (en) * 2005-05-26 2007-07-24 Avago Technologies General Ip (Singapore) Ltd. Pte. Carrier confinement in light-emitting group IV semiconductor devices
US7294848B2 (en) * 2005-05-26 2007-11-13 Avago Technologies General Ip (Singapore) Pte. Ltd. Light-emitting Group IV semiconductor devices
FR2896255B1 (en) * 2006-01-17 2008-05-09 Soitec Silicon On Insulator METHOD OF ADJUSTING THE STRESS OF A SUBSTRATE IN A SEMICONDUCTOR MATERIAL
US20090004458A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Diffusion Control in Heavily Doped Substrates
CN102590935B (en) * 2011-01-10 2013-04-24 中国科学院上海微系统与信息技术研究所 Germanium cantilever beam type two-dimensional photonic crystal microcavity and preparation method
CN102590936B (en) * 2011-01-10 2013-04-24 中国科学院上海微系统与信息技术研究所 Suspended germanium film type two-dimensional photonic crystal microcavity and preparation method thereof
US9761699B2 (en) 2015-01-28 2017-09-12 International Business Machines Corporation Integration of strained silicon germanium PFET device and silicon NFET device for finFET structures
US9472575B2 (en) 2015-02-06 2016-10-18 International Business Machines Corporation Formation of strained fins in a finFET device
US9472671B1 (en) 2015-10-31 2016-10-18 International Business Machines Corporation Method and structure for forming dually strained silicon
CN108110618A (en) * 2016-11-25 2018-06-01 中国科学院半导体研究所 A kind of multi-wavelength silicon substrate microcavity laser device array and preparation method thereof
US10679901B2 (en) 2018-08-14 2020-06-09 International Business Machines Corporation Differing device characteristics on a single wafer by selective etch

Citations (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3602841A (en) * 1970-06-18 1971-08-31 Ibm High frequency bulk semiconductor amplifiers and oscillators
US4665415A (en) * 1985-04-24 1987-05-12 International Business Machines Corporation Semiconductor device with hole conduction via strained lattice
US4853076A (en) * 1983-12-29 1989-08-01 Massachusetts Institute Of Technology Semiconductor thin films
US4855245A (en) * 1985-09-13 1989-08-08 Siemens Aktiengesellschaft Method of manufacturing integrated circuit containing bipolar and complementary MOS transistors on a common substrate
US4952524A (en) * 1989-05-05 1990-08-28 At&T Bell Laboratories Semiconductor device manufacture including trench formation
US4958213A (en) * 1987-12-07 1990-09-18 Texas Instruments Incorporated Method for forming a transistor base region under thick oxide
US5006913A (en) * 1988-11-05 1991-04-09 Mitsubishi Denki Kabushiki Kaisha Stacked type semiconductor device
US5060030A (en) * 1990-07-18 1991-10-22 Raytheon Company Pseudomorphic HEMT having strained compensation layer
US5081513A (en) * 1991-02-28 1992-01-14 Xerox Corporation Electronic device with recovery layer proximate to active layer
US5084411A (en) * 1988-11-29 1992-01-28 Hewlett-Packard Company Semiconductor processing with silicon cap over Si1-x Gex Film
US5108843A (en) * 1988-11-30 1992-04-28 Ricoh Company, Ltd. Thin film semiconductor and process for producing the same
US5134085A (en) * 1991-11-21 1992-07-28 Micron Technology, Inc. Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories
US5310446A (en) * 1990-01-10 1994-05-10 Ricoh Company, Ltd. Method for producing semiconductor film
US5354695A (en) * 1992-04-08 1994-10-11 Leedy Glenn J Membrane dielectric isolation IC fabrication
US5371399A (en) * 1991-06-14 1994-12-06 International Business Machines Corporation Compound semiconductor having metallic inclusions and devices fabricated therefrom
US5391510A (en) * 1992-02-28 1995-02-21 International Business Machines Corporation Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps
US5459346A (en) * 1988-06-28 1995-10-17 Ricoh Co., Ltd. Semiconductor substrate with electrical contact in groove
US5557122A (en) * 1995-05-12 1996-09-17 Alliance Semiconductors Corporation Semiconductor electrode having improved grain structure and oxide growth properties
US5561302A (en) * 1994-09-26 1996-10-01 Motorola, Inc. Enhanced mobility MOSFET device and method
US5670798A (en) * 1995-03-29 1997-09-23 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same
US5679965A (en) * 1995-03-29 1997-10-21 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact, non-nitride buffer layer and methods of fabricating same
US5810924A (en) * 1991-05-31 1998-09-22 International Business Machines Corporation Low defect density/arbitrary lattice constant heteroepitaxial layers
US5861651A (en) * 1997-02-28 1999-01-19 Lucent Technologies Inc. Field effect devices and capacitors with improved thin film dielectrics and method for making same
US5880040A (en) * 1996-04-15 1999-03-09 Macronix International Co., Ltd. Gate dielectric based on oxynitride grown in N2 O and annealed in NO
US5940736A (en) * 1997-03-11 1999-08-17 Lucent Technologies Inc. Method for forming a high quality ultrathin gate oxide layer
US5989978A (en) * 1998-07-16 1999-11-23 Chartered Semiconductor Manufacturing, Ltd. Shallow trench isolation of MOSFETS with reduced corner parasitic currents
US6008126A (en) * 1992-04-08 1999-12-28 Elm Technology Corporation Membrane dielectric isolation IC fabrication
US6025280A (en) * 1997-04-28 2000-02-15 Lucent Technologies Inc. Use of SiD4 for deposition of ultra thin and controllable oxides
US6066545A (en) * 1997-12-09 2000-05-23 Texas Instruments Incorporated Birdsbeak encroachment using combination of wet and dry etch for isolation nitride
US6090684A (en) * 1998-07-31 2000-07-18 Hitachi, Ltd. Method for manufacturing semiconductor device
US6107143A (en) * 1998-03-02 2000-08-22 Samsung Electronics Co., Ltd. Method for forming a trench isolation structure in an integrated circuit
US6117722A (en) * 1999-02-18 2000-09-12 Taiwan Semiconductor Manufacturing Company SRAM layout for relaxing mechanical stress in shallow trench isolation technology and method of manufacture thereof
US6133071A (en) * 1997-10-15 2000-10-17 Nec Corporation Semiconductor device with plate heat sink free from cracks due to thermal stress and process for assembling it with package
US6165383A (en) * 1998-04-10 2000-12-26 Organic Display Technology Useful precursors for organic electroluminescent materials and devices made from such materials
US6221735B1 (en) * 2000-02-15 2001-04-24 Philips Semiconductors, Inc. Method for eliminating stress induced dislocations in CMOS devices
US6228694B1 (en) * 1999-06-28 2001-05-08 Intel Corporation Method of increasing the mobility of MOS transistors by use of localized stress regions
US6255169B1 (en) * 1999-02-22 2001-07-03 Advanced Micro Devices, Inc. Process for fabricating a high-endurance non-volatile memory device
US6261964B1 (en) * 1997-03-14 2001-07-17 Micron Technology, Inc. Material removal method for forming a structure
US6274444B1 (en) * 1999-07-30 2001-08-14 United Microelectronics Corp. Method for forming mosfet
US6281532B1 (en) * 1999-06-28 2001-08-28 Intel Corporation Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering
US6284626B1 (en) * 1999-04-06 2001-09-04 Vantis Corporation Angled nitrogen ion implantation for minimizing mechanical stress on side walls of an isolation trench
US6361885B1 (en) * 1998-04-10 2002-03-26 Organic Display Technology Organic electroluminescent materials and device made from such materials
US6362082B1 (en) * 1999-06-28 2002-03-26 Intel Corporation Methodology for control of short channel effects in MOS transistors
US6368931B1 (en) * 2000-03-27 2002-04-09 Intel Corporation Thin tensile layers in shallow trench isolation and method of making same
US6403975B1 (en) * 1996-04-09 2002-06-11 Max-Planck Gesellschaft Zur Forderung Der Wissenschafteneev Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates
US20020086472A1 (en) * 2000-12-29 2002-07-04 Brian Roberds Technique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channel
US20020090791A1 (en) * 1999-06-28 2002-07-11 Brian S. Doyle Method for reduced capacitance interconnect system using gaseous implants into the ild
US6476462B2 (en) * 1999-12-28 2002-11-05 Texas Instruments Incorporated MOS-type semiconductor device and method for making same
US6493497B1 (en) * 2000-09-26 2002-12-10 Motorola, Inc. Electro-optic structure and process for fabricating same
US6498358B1 (en) * 2001-07-20 2002-12-24 Motorola, Inc. Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating
US6501121B1 (en) * 2000-11-15 2002-12-31 Motorola, Inc. Semiconductor structure
US6506652B2 (en) * 1998-11-13 2003-01-14 Intel Corporation Method of recessing spacers to improved salicide resistance on polysilicon gates
US6515335B1 (en) * 2002-01-04 2003-02-04 International Business Machines Corporation Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same
US6521041B2 (en) * 1998-04-10 2003-02-18 Massachusetts Institute Of Technology Etch stop layer system
US20030040158A1 (en) * 2001-08-21 2003-02-27 Nec Corporation Semiconductor device and method of fabricating the same
US6531369B1 (en) * 2000-03-01 2003-03-11 Applied Micro Circuits Corporation Heterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe)
US6689211B1 (en) * 1999-04-09 2004-02-10 Massachusetts Institute Of Technology Etch stop layer system
US6784074B2 (en) * 2001-05-09 2004-08-31 Nsc-Nanosemiconductor Gmbh Defect-free semiconductor templates for epitaxial growth and method of making same

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4860067A (en) * 1986-06-20 1989-08-22 International Business Machines Corporation Semiconductor heterostructure adapted for low temperature operation
JPS6476755A (en) 1987-09-18 1989-03-22 Hitachi Ltd Semiconductor device
JPH03116820A (en) * 1989-09-29 1991-05-17 Shin Etsu Handotai Co Ltd Misfit transposition control method
US5097308A (en) * 1990-03-13 1992-03-17 General Instrument Corp. Method for controlling the switching speed of bipolar power devices
US5102810A (en) * 1990-03-13 1992-04-07 General Instrument Corp. Method for controlling the switching speed of bipolar power devices
US6039803A (en) * 1996-06-28 2000-03-21 Massachusetts Institute Of Technology Utilization of miscut substrates to improve relaxed graded silicon-germanium and germanium layers on silicon
US5888885A (en) * 1997-05-14 1999-03-30 Lucent Technologies Inc. Method for fabricating three-dimensional quantum dot arrays and resulting products
DE19859429A1 (en) * 1998-12-22 2000-06-29 Daimler Chrysler Ag Process for the production of epitaxial silicon germanium layers
KR100332108B1 (en) 1999-06-29 2002-04-10 박종섭 Transistor in a semiconductor device and method of manufacuring the same
US6483171B1 (en) 1999-08-13 2002-11-19 Micron Technology, Inc. Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same
JP3273037B2 (en) * 1999-10-12 2002-04-08 株式会社日立製作所 Method for manufacturing heterostructure semiconductor multilayer thin film
US6969875B2 (en) * 2000-05-26 2005-11-29 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
EP1307917A2 (en) * 2000-08-07 2003-05-07 Amberwave Systems Corporation Gate technology for strained surface channel and strained buried channel mosfet devices
US7312485B2 (en) 2000-11-29 2007-12-25 Intel Corporation CMOS fabrication process utilizing special transistor orientation
JP3933405B2 (en) * 2001-03-06 2007-06-20 シャープ株式会社 Semiconductor substrate, semiconductor device and manufacturing method thereof
US6531740B2 (en) 2001-07-17 2003-03-11 Motorola, Inc. Integrated impedance matching and stability network
US6908810B2 (en) 2001-08-08 2005-06-21 Taiwan Semiconductor Manufacturing Co., Ltd. Method of preventing threshold voltage of MOS transistor from being decreased by shallow trench isolation formation
EP1428262A2 (en) 2001-09-21 2004-06-16 Amberwave Systems Corporation Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
JP2003128494A (en) * 2001-10-22 2003-05-08 Sharp Corp Method for producing semiconductor device and semiconductor device
JP3970011B2 (en) * 2001-12-11 2007-09-05 シャープ株式会社 Semiconductor device and manufacturing method thereof
US6746902B2 (en) * 2002-01-31 2004-06-08 Sharp Laboratories Of America, Inc. Method to form relaxed sige layer with high ge content
US7074623B2 (en) * 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US7335545B2 (en) * 2002-06-07 2008-02-26 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
AU2003274922A1 (en) * 2002-08-23 2004-03-11 Amberwave Systems Corporation Semiconductor heterostructures having reduced dislocation pile-ups and related methods
US7594967B2 (en) * 2002-08-30 2009-09-29 Amberwave Systems Corporation Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy
US7388259B2 (en) 2002-11-25 2008-06-17 International Business Machines Corporation Strained finFET CMOS device structures
US6825529B2 (en) 2002-12-12 2004-11-30 International Business Machines Corporation Stress inducing spacers
US6717216B1 (en) 2002-12-12 2004-04-06 International Business Machines Corporation SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device
US6974981B2 (en) 2002-12-12 2005-12-13 International Business Machines Corporation Isolation structures for imposing stress patterns
US6734527B1 (en) * 2002-12-12 2004-05-11 Advanced Micro Devices, Inc. CMOS devices with balanced drive currents based on SiGe
US6995427B2 (en) * 2003-01-29 2006-02-07 S.O.I.Tec Silicon On Insulator Technologies S.A. Semiconductor structure for providing strained crystalline layer on insulator and method for fabricating same
US6887798B2 (en) 2003-05-30 2005-05-03 International Business Machines Corporation STI stress modification by nitrogen plasma treatment for improving performance in small width devices
US7279746B2 (en) 2003-06-30 2007-10-09 International Business Machines Corporation High performance CMOS device structures and method of manufacture
US7119403B2 (en) 2003-10-16 2006-10-10 International Business Machines Corporation High performance strained CMOS devices
US6977194B2 (en) 2003-10-30 2005-12-20 International Business Machines Corporation Structure and method to improve channel mobility by gate electrode stress modification
US8008724B2 (en) 2003-10-30 2011-08-30 International Business Machines Corporation Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers
US7015082B2 (en) 2003-11-06 2006-03-21 International Business Machines Corporation High mobility CMOS circuits
US7122849B2 (en) 2003-11-14 2006-10-17 International Business Machines Corporation Stressed semiconductor device structures having granular semiconductor material
US7247912B2 (en) 2004-01-05 2007-07-24 International Business Machines Corporation Structures and methods for making strained MOSFETs
US7205206B2 (en) 2004-03-03 2007-04-17 International Business Machines Corporation Method of fabricating mobility enhanced CMOS devices
US7504693B2 (en) 2004-04-23 2009-03-17 International Business Machines Corporation Dislocation free stressed channels in bulk silicon and SOI CMOS devices by gate stress engineering
US7354806B2 (en) 2004-09-17 2008-04-08 International Business Machines Corporation Semiconductor device structure with active regions having different surface directions and methods
US7186626B2 (en) * 2005-07-22 2007-03-06 The Regents Of The University Of California Method for controlling dislocation positions in silicon germanium buffer layers

Patent Citations (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3602841A (en) * 1970-06-18 1971-08-31 Ibm High frequency bulk semiconductor amplifiers and oscillators
US4853076A (en) * 1983-12-29 1989-08-01 Massachusetts Institute Of Technology Semiconductor thin films
US4665415A (en) * 1985-04-24 1987-05-12 International Business Machines Corporation Semiconductor device with hole conduction via strained lattice
US4855245A (en) * 1985-09-13 1989-08-08 Siemens Aktiengesellschaft Method of manufacturing integrated circuit containing bipolar and complementary MOS transistors on a common substrate
US4958213A (en) * 1987-12-07 1990-09-18 Texas Instruments Incorporated Method for forming a transistor base region under thick oxide
US5459346A (en) * 1988-06-28 1995-10-17 Ricoh Co., Ltd. Semiconductor substrate with electrical contact in groove
US5565697A (en) * 1988-06-28 1996-10-15 Ricoh Company, Ltd. Semiconductor structure having island forming grooves
US5006913A (en) * 1988-11-05 1991-04-09 Mitsubishi Denki Kabushiki Kaisha Stacked type semiconductor device
US5084411A (en) * 1988-11-29 1992-01-28 Hewlett-Packard Company Semiconductor processing with silicon cap over Si1-x Gex Film
US5108843A (en) * 1988-11-30 1992-04-28 Ricoh Company, Ltd. Thin film semiconductor and process for producing the same
US4952524A (en) * 1989-05-05 1990-08-28 At&T Bell Laboratories Semiconductor device manufacture including trench formation
US5310446A (en) * 1990-01-10 1994-05-10 Ricoh Company, Ltd. Method for producing semiconductor film
US5060030A (en) * 1990-07-18 1991-10-22 Raytheon Company Pseudomorphic HEMT having strained compensation layer
US5081513A (en) * 1991-02-28 1992-01-14 Xerox Corporation Electronic device with recovery layer proximate to active layer
US5810924A (en) * 1991-05-31 1998-09-22 International Business Machines Corporation Low defect density/arbitrary lattice constant heteroepitaxial layers
US5371399A (en) * 1991-06-14 1994-12-06 International Business Machines Corporation Compound semiconductor having metallic inclusions and devices fabricated therefrom
US5471948A (en) * 1991-06-14 1995-12-05 International Business Machines Corporation Method of making a compound semiconductor having metallic inclusions
US5134085A (en) * 1991-11-21 1992-07-28 Micron Technology, Inc. Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories
US5391510A (en) * 1992-02-28 1995-02-21 International Business Machines Corporation Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps
US5840593A (en) * 1992-04-08 1998-11-24 Elm Technology Corporation Membrane dielectric isolation IC fabrication
US5571741A (en) * 1992-04-08 1996-11-05 Leedy; Glenn J. Membrane dielectric isolation IC fabrication
US5592007A (en) * 1992-04-08 1997-01-07 Leedy; Glenn J. Membrane dielectric isolation transistor fabrication
US6008126A (en) * 1992-04-08 1999-12-28 Elm Technology Corporation Membrane dielectric isolation IC fabrication
US5946559A (en) * 1992-04-08 1999-08-31 Elm Technology Corporation Membrane dielectric isolation IC fabrication
US5354695A (en) * 1992-04-08 1994-10-11 Leedy Glenn J Membrane dielectric isolation IC fabrication
US5561302A (en) * 1994-09-26 1996-10-01 Motorola, Inc. Enhanced mobility MOSFET device and method
US5683934A (en) * 1994-09-26 1997-11-04 Motorola, Inc. Enhanced mobility MOSFET device and method
US6046464A (en) * 1995-03-29 2000-04-04 North Carolina State University Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well
US5679965A (en) * 1995-03-29 1997-10-21 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact, non-nitride buffer layer and methods of fabricating same
US5670798A (en) * 1995-03-29 1997-09-23 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same
US5557122A (en) * 1995-05-12 1996-09-17 Alliance Semiconductors Corporation Semiconductor electrode having improved grain structure and oxide growth properties
US6403975B1 (en) * 1996-04-09 2002-06-11 Max-Planck Gesellschaft Zur Forderung Der Wissenschafteneev Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates
US5880040A (en) * 1996-04-15 1999-03-09 Macronix International Co., Ltd. Gate dielectric based on oxynitride grown in N2 O and annealed in NO
US5861651A (en) * 1997-02-28 1999-01-19 Lucent Technologies Inc. Field effect devices and capacitors with improved thin film dielectrics and method for making same
US6246095B1 (en) * 1997-03-11 2001-06-12 Agere Systems Guardian Corp. System and method for forming a uniform thin gate oxide layer
US5940736A (en) * 1997-03-11 1999-08-17 Lucent Technologies Inc. Method for forming a high quality ultrathin gate oxide layer
US6261964B1 (en) * 1997-03-14 2001-07-17 Micron Technology, Inc. Material removal method for forming a structure
US6025280A (en) * 1997-04-28 2000-02-15 Lucent Technologies Inc. Use of SiD4 for deposition of ultra thin and controllable oxides
US6133071A (en) * 1997-10-15 2000-10-17 Nec Corporation Semiconductor device with plate heat sink free from cracks due to thermal stress and process for assembling it with package
US6066545A (en) * 1997-12-09 2000-05-23 Texas Instruments Incorporated Birdsbeak encroachment using combination of wet and dry etch for isolation nitride
US6107143A (en) * 1998-03-02 2000-08-22 Samsung Electronics Co., Ltd. Method for forming a trench isolation structure in an integrated circuit
US6361885B1 (en) * 1998-04-10 2002-03-26 Organic Display Technology Organic electroluminescent materials and device made from such materials
US6165383A (en) * 1998-04-10 2000-12-26 Organic Display Technology Useful precursors for organic electroluminescent materials and devices made from such materials
US6521041B2 (en) * 1998-04-10 2003-02-18 Massachusetts Institute Of Technology Etch stop layer system
US5989978A (en) * 1998-07-16 1999-11-23 Chartered Semiconductor Manufacturing, Ltd. Shallow trench isolation of MOSFETS with reduced corner parasitic currents
US6090684A (en) * 1998-07-31 2000-07-18 Hitachi, Ltd. Method for manufacturing semiconductor device
US6521964B1 (en) * 1998-11-13 2003-02-18 Intel Corporation Device having spacers for improved salicide resistance on polysilicon gates
US6509618B2 (en) * 1998-11-13 2003-01-21 Intel Corporation Device having thin first spacers and partially recessed thick second spacers for improved salicide resistance on polysilicon gates
US6506652B2 (en) * 1998-11-13 2003-01-14 Intel Corporation Method of recessing spacers to improved salicide resistance on polysilicon gates
US6117722A (en) * 1999-02-18 2000-09-12 Taiwan Semiconductor Manufacturing Company SRAM layout for relaxing mechanical stress in shallow trench isolation technology and method of manufacture thereof
US6255169B1 (en) * 1999-02-22 2001-07-03 Advanced Micro Devices, Inc. Process for fabricating a high-endurance non-volatile memory device
US6284626B1 (en) * 1999-04-06 2001-09-04 Vantis Corporation Angled nitrogen ion implantation for minimizing mechanical stress on side walls of an isolation trench
US6689211B1 (en) * 1999-04-09 2004-02-10 Massachusetts Institute Of Technology Etch stop layer system
US6281532B1 (en) * 1999-06-28 2001-08-28 Intel Corporation Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering
US20020090791A1 (en) * 1999-06-28 2002-07-11 Brian S. Doyle Method for reduced capacitance interconnect system using gaseous implants into the ild
US20020074598A1 (en) * 1999-06-28 2002-06-20 Doyle Brian S. Methodology for control of short channel effects in MOS transistors
US6228694B1 (en) * 1999-06-28 2001-05-08 Intel Corporation Method of increasing the mobility of MOS transistors by use of localized stress regions
US6362082B1 (en) * 1999-06-28 2002-03-26 Intel Corporation Methodology for control of short channel effects in MOS transistors
US6274444B1 (en) * 1999-07-30 2001-08-14 United Microelectronics Corp. Method for forming mosfet
US6476462B2 (en) * 1999-12-28 2002-11-05 Texas Instruments Incorporated MOS-type semiconductor device and method for making same
US6221735B1 (en) * 2000-02-15 2001-04-24 Philips Semiconductors, Inc. Method for eliminating stress induced dislocations in CMOS devices
US6531369B1 (en) * 2000-03-01 2003-03-11 Applied Micro Circuits Corporation Heterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe)
US6368931B1 (en) * 2000-03-27 2002-04-09 Intel Corporation Thin tensile layers in shallow trench isolation and method of making same
US6493497B1 (en) * 2000-09-26 2002-12-10 Motorola, Inc. Electro-optic structure and process for fabricating same
US6501121B1 (en) * 2000-11-15 2002-12-31 Motorola, Inc. Semiconductor structure
US20020086472A1 (en) * 2000-12-29 2002-07-04 Brian Roberds Technique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channel
US6784074B2 (en) * 2001-05-09 2004-08-31 Nsc-Nanosemiconductor Gmbh Defect-free semiconductor templates for epitaxial growth and method of making same
US6498358B1 (en) * 2001-07-20 2002-12-24 Motorola, Inc. Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating
US20030040158A1 (en) * 2001-08-21 2003-02-27 Nec Corporation Semiconductor device and method of fabricating the same
US6515335B1 (en) * 2002-01-04 2003-02-04 International Business Machines Corporation Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7482252B1 (en) * 2003-12-22 2009-01-27 Advanced Micro Devices, Inc. Method for reducing floating body effects in SOI semiconductor device without degrading mobility
US7785993B2 (en) * 2004-11-02 2010-08-31 Nxp B.V. Method of growing a strained layer
US20090042374A1 (en) * 2004-11-02 2009-02-12 Koninklijke Philips Electronics N.V. Method of growing a strained layer
WO2006048800A1 (en) * 2004-11-02 2006-05-11 Koninklijke Philips Electronics N.V. Method of growing a strained layer
WO2007018495A2 (en) 2005-07-22 2007-02-15 The Regents Of The University Of California Method for controlling dislocation positions in silicon germanium buffer layers
US20070257249A1 (en) * 2006-05-05 2007-11-08 International Business Machines Corporation Silicon/silcion germaninum/silicon body device with embedded carbon dopant
US7560326B2 (en) 2006-05-05 2009-07-14 International Business Machines Corporation Silicon/silcion germaninum/silicon body device with embedded carbon dopant
US20160071728A1 (en) * 2014-09-05 2016-03-10 Tokyo Electron Limited Film forming method and film forming apparatus
KR20160029664A (en) * 2014-09-05 2016-03-15 도쿄엘렉트론가부시키가이샤 Film forming method and film forming apparatus
US9966256B2 (en) * 2014-09-05 2018-05-08 Tokyo Electron Limited Film forming method and film forming apparatus
KR101895110B1 (en) * 2014-09-05 2018-09-04 도쿄엘렉트론가부시키가이샤 Film forming method and film forming apparatus
US10276695B2 (en) * 2016-08-12 2019-04-30 International Business Machines Corporation Self-aligned inner-spacer replacement process using implantation
US10411120B2 (en) 2016-08-12 2019-09-10 International Business Machines Corporation Self-aligned inner-spacer replacement process using implantation

Also Published As

Publication number Publication date
US6872641B1 (en) 2005-03-29
CN1601699A (en) 2005-03-30
CN1326207C (en) 2007-07-11
US20050164477A1 (en) 2005-07-28
JP2005109474A (en) 2005-04-21
US7964865B2 (en) 2011-06-21

Similar Documents

Publication Publication Date Title
US7964865B2 (en) Strained silicon on relaxed sige film with uniform misfit dislocation density
US7968459B2 (en) Ion implantation combined with in situ or ex situ heat treatment for improved field effect transistors
EP2087521B1 (en) LOW DEFECT Si:C LAYER WITH RETROGRADE CARBON PROFILE
US6709903B2 (en) Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
US20040009626A1 (en) Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates
US6699764B1 (en) Method for amorphization re-crystallization of Si1-xGex films on silicon substrates
US20080124858A1 (en) Selective stress relaxation by amorphizing implant in strained silicon on insulator integrated circuit
US20070117326A1 (en) Material architecture for the fabrication of low temperature transistor
US6972247B2 (en) Method of fabricating strained Si SOI wafers
CN108461394B (en) Method for manufacturing semiconductor device using stress memorization technology and semiconductor device
US7297601B2 (en) Method for reduced N+ diffusion in strained Si on SiGe substrate
US8361868B2 (en) Transistor with longitudinal strain in channel induced by buried stressor relaxed by implantation
US9460923B2 (en) Method of forming a strained silicon layer
US6793731B2 (en) Method for recrystallizing an amorphized silicon germanium film overlying silicon
US9490123B2 (en) Methods of forming strained epitaxial semiconductor material(S) above a strain-relaxed buffer layer
US20070166960A1 (en) Method for forming a strained si-channel in a mosfet structure
US7157355B2 (en) Method of making a semiconductor device having a strained semiconductor layer
US9059201B2 (en) Transistor with longitudinal strain in channel induced by buried stressor relaxed by implantation
US20050181592A1 (en) Low temperature anneal to reduce defects in hydrogen-implanted, relaxed SiGe layer
US20040206951A1 (en) Ion implantation in channel region of CMOS device for enhanced carrier mobility
US20080210976A1 (en) Semiconductor Device Having an Implanted Precipitate Region and a Method of Manufacture Therefor
US20170213897A1 (en) Method of fabricating pmos devices with embedded sige

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHIDAMBARRAO, DURESETI;DOKUMACI, OMER H.;REEL/FRAME:014553/0996;SIGNING DATES FROM 20030917 TO 20030918

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 8

SULP Surcharge for late payment

Year of fee payment: 7

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE

Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001

Effective date: 20181127

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001

Effective date: 20201022

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001

Effective date: 20201117

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117