US20050092611A1 - Bath and method for high rate copper deposition - Google Patents

Bath and method for high rate copper deposition Download PDF

Info

Publication number
US20050092611A1
US20050092611A1 US10/700,782 US70078203A US2005092611A1 US 20050092611 A1 US20050092611 A1 US 20050092611A1 US 70078203 A US70078203 A US 70078203A US 2005092611 A1 US2005092611 A1 US 2005092611A1
Authority
US
United States
Prior art keywords
bath
conductive layer
copper
layer
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/700,782
Inventor
Bioh Kim
Kenneth Gibbons
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semitool Inc
Original Assignee
Semitool Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semitool Inc filed Critical Semitool Inc
Priority to US10/700,782 priority Critical patent/US20050092611A1/en
Assigned to SEMITOOL, INC. reassignment SEMITOOL, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GIBBONS, KENNETH W., KIM, BIOH
Publication of US20050092611A1 publication Critical patent/US20050092611A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D3/00Electroplating: Baths therefor
    • C25D3/02Electroplating: Baths therefor from solutions
    • C25D3/38Electroplating: Baths therefor from solutions of copper
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/02Electroplating of selected surface areas
    • C25D5/022Electroplating of selected surface areas using masking means
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/18Electroplating using modulated, pulsed or reversing current
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/60Electroplating characterised by the structure or texture of the layers
    • C25D5/605Surface topography of the layers, e.g. rough, dendritic or nodular layers
    • C25D5/611Smooth layers
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/60Electroplating characterised by the structure or texture of the layers
    • C25D5/615Microstructure of the layers, e.g. mixed structure
    • C25D5/617Crystalline layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/0347Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/036Manufacturing methods by patterning a pre-deposited material
    • H01L2224/0361Physical or chemical etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/039Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03912Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/039Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03914Methods of manufacturing bonding areas involving a specific sequence of method steps the bonding area, e.g. under bump metallisation [UBM], being used as a mask for patterning other parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/114Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146Plating
    • H01L2224/11462Electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/118Post-treatment of the bump connector
    • H01L2224/11848Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849Reflowing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/119Methods of manufacturing bump connectors involving a specific sequence of method steps
    • H01L2224/11912Methods of manufacturing bump connectors involving a specific sequence of method steps the bump being used as a mask for patterning other parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13023Disposition the whole bump connector protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13083Three-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01011Sodium [Na]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01016Sulfur [S]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01021Scandium [Sc]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01088Radium [Ra]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01327Intermediate phases, i.e. intermetallics compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor

Definitions

  • the invention is in the field of electroplating copper on a microelectronic workpiece using a plating bath. More particularly, the invention relates to electroplating copper on a microelectronic workpiece in a plating bath wherein the copper is deposited at a high rate in a through-mask plating application.
  • Copper electroplating uses the process of electrolysis to deposit copper atoms on an object acting as the cathode, or negative electrode.
  • Applications of electroplating of copper on microelectronic substrates in a plating bath can be divided into several categories, such as interconnect plating applications, micro-electro-mechanical systems (MEMS) plating applications, and bump plating applications.
  • MEMS micro-electro-mechanical systems
  • bump plating applications can be mainly divided into through-mask plating applications (photoresist pattern plating applications such as bump applications, MEMS applications, and redistribution applications) and through-hole and blind-hole plating applications (pattern plating applications without photoresist, for example, interconnect applications).
  • solders for flip-chip applications are eutectic tin-lead (63/37), eutectic tin-silver (96.5/3.5), eutectic tin-copper (99.3/0.7), and near-eutectic tin-silver-copper (Sn/3.5-4.5Ag/0.3-0.9Cu) alloys.
  • a thick copper layer a so-called copper mini-bump, is deposited to provide a solder-wettable surface on the top of an unwettable diffusion barrier as well as to form a bonding layer through the reaction with the active element (tin) of the solder.
  • Tin-copper and tin-silver intermetallic compounds are formed during the reflow process. Electrodeposition is the easiest and cheapest way to deposit a thick copper layer. To date, a copper deposition rate of 0.4-1.0 ⁇ m per minute is generally achievable for through-mask plating applications with commercial copper baths developed for interconnect (such as via, trench, and dual damascene) plating applications.
  • a copper deposition rate of 0.4-1.0 ⁇ m per minute is undesirably slow, not only for bumping applications, but for other through-mask plating applications requiring relatively thick deposits, e.g., microns thick. These slow deposition rates increase the process time required to deposit thick features in through-mask applications. Accordingly, microelectronic device manufacturers must bear the added cost and reduced productivity resulting from such long process times.
  • the purpose of the present invention is to provide a bath and process that achieves a high rate of copper deposition in through-mask plating applications (a deposition rate of about 2-6 ⁇ m/min or faster, e.g., 4 ⁇ m/min or faster) and produces features with desirable morphology, such as a smooth surface.
  • a deposition rate of about 2-6 ⁇ m/min or faster, e.g., 4 ⁇ m/min or faster
  • the baths and processes of the present invention fulfill the need of microelectronic manufacturers to deposit copper at rates of at least 2 ⁇ m/min and produce deposits having other desired characteristics.
  • Baths of the present invention are useful for the high rate electroplating of copper in a through-mask plating application and can achieve (a) a copper deposition rate of at least 2 ⁇ m/min, e.g., 4 ⁇ m/min or faster; (b) a smooth surface morphology (R a ⁇ 30 nm) for the deposited feature; (c) a flat surface (good conformality with photoresist or other dielectric); (d) no dewetting, doming or skewing of the deposited feature; (e) no visible delamination of the deposited feature from the substrate and an adequate adhesion; (f) low dependency of morphology and flatness on feature shape, size, and open area; and (g) a thickness variation of less than 10% (3-sigma).
  • a plating bath for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 ⁇ m/min where the bath includes: (a) 50-85 g/L of Cu 2+ ; (b) 50-100 g/L of H 2 SO 4 ; (c) 30-150 ppm of Cl—; (d) a brightener; (e) a wetting agent; and (f) optionally a leveler; and (g) the balance is water.
  • the baths of the present invention are formulated to fully wet all the features on a workpiece, particularly the surface to be electroplated without having a substantial adverse effect on the ability of the brightener to reduce the size of the metal grains and make the surface of the deposit brighter.
  • the bath wets all features on the workpiece so that bubble trapping, pore formation, and/or dendritic growth is minimized.
  • the baths have a low surface tension such that doming and skewing of the deposited copper is minimized.
  • the baths are formulated so that the wetting agent does not have a substantial suppressing effect on the deposition of copper from the bath and does not react and absorb unevenly so as to result in crater-type defect formation within the deposited feature.
  • Another embodiment of the invention is a process for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 ⁇ m/min where the process includes the steps of: (a) providing the plating bath described above; (b) providing a microelectronic workpiece which has one or more through-mask openings having a conductive layer at the bottom of the openings; (c) contacting the conductive layer at the bottom of the openings with the plating bath; and (d) providing electroplating power between the conductive layer and an anode disposed in electrical contact with the bath, whereby copper is deposited onto the conductive layer at a rate of at least 2 ⁇ m/min.
  • Another embodiment of the invention is a process for forming solder bumps on a microelectronic workpiece where the process includes the steps of: a) providing a workpiece including a silicon wafer, one or more chip pads, and a passivation layer; (b) applying over the chip pads and the passivation layer a barrier layer and a conductive layer; (c) applying over the conductive layer a photoresist layer and then removing portions of the photoresist layer to create openings in the photoresist layer thereby exposing portions of the conductive layer at the bottom of the openings in the photoresist layer; (d) providing an electroplating bath described above; (e) contacting the conductive layer at the bottom of the openings with the electroplating bath; (f) providing electroplating power between the conductive layer and an anode disposed in electrical contact with the bath, whereby copper is deposited over the conductive layer at a rate of at least 2 ⁇ m/min; (g) applying a solder layer over the deposited copper;
  • Another embodiment of the invention is a process for forming copper features on a microelectronic workpiece where the process includes the steps of: (a) providing a workpiece including a silicon wafer, one or more connectors, and a passivation layer; (b) applying over the connectors and the passivation layer a barrier layer and a conductive layer; (c) applying over the conductive layer a photoresist layer and then removing portions of the photoresist layer to create openings in the photoresist layer thereby exposing portions of the conductive layer at the bottom of the openings in the photoresist layer; (d) providing a plating bath described above; (e) contacting the conductive layer at the bottom of the openings with the plating bath; (f) providing electroplating power between the conductive layer and an anode disposed in electrical contact with the bath, whereby a copper feature is deposited over said conductive layer at a rate of at least 2 ⁇ m/min; and (g) removing the photoresist layer and thereafter
  • FIGS. 1-6 are schematic representations of the steps in a process for through-mask pattern plating in bumping applications employing the high rate copper electroplating process of the present invention
  • FIGS. 7-12 are schematic representations of the steps in a process for other types of through-mask pattern plating employing the high rate copper electroplating process, such as for MEMS applications and redistribution applications;
  • FIGS. 13-15 illustrate bubble trapping, pore formation, or dendritic growth that result when an insufficient amount of wetting agent or a poorly performing wetting agent is employed to deposit copper at a rate greater than about 2 ⁇ m/min in a through-mask plating application;
  • FIGS. 16 and 17 illustrate doming of copper features resulting when the surface tension of the plating bath used to electroplate copper features at a rate greater than about 2 ⁇ m/min in a through-mask plating application is too high;
  • FIGS. 18 and 19 illustrate features having uneven surfaces (e.g., non-conformal growth) resulting when a wetting agent is used that has an undesirable suppressing effect on the deposition;
  • FIGS. 20 and 21 illustrate features deposited in a through-mask plating application having surfaces that are not smooth resulting when the wetting agent is not compatible with the brightener;
  • FIGS. 22 and 23 illustrate features deposited in a through-mask plating applications where the wetting agent reacts unevenly and/or absorbs unevenly to the feature;
  • FIG. 24 is a schematic representation of a tool for electroplating a metal onto a microelectronic workpiece in accordance with the present invention.
  • FIG. 25 is a schematic representation of a tool for forming solder bumps on a microelectronic workpiece employing the high rate copper deposition of the present invention.
  • nm nanometers
  • mm millimeters
  • ⁇ m microns
  • ⁇ m/min microns per minute
  • g/L grams per liter
  • ml/L milliliters per liter
  • mA/cm 2 milliamperes per square centimeter
  • ppm parts per million. All percentages and ratios are by weight unless otherwise indicated. All ranges are inclusive and combinable.
  • plating refers to electrolytic deposition, i.e., electroplating, unless the context clearly indicates otherwise.
  • feature refers to a structure on a substrate.
  • through-mask plating refers to plating through an opening in a dielectric film, such as a photoresist.
  • through-hole and blind hole plating refers to plating through an opening in a material, which is not a photoresist.
  • blindener refers to an organic compound that reduces the size of the grains and thus makes the surface of the deposit brighter.
  • wetting agent refers to an organic compound that reduces the surface tension of the bath and prevents pores or pits in the deposit.
  • leveler refers to an organic compound that is used to improve microthrowing power resulting in deposits with a flat surface.
  • water refers to deionized water.
  • a brightener is added to the electroplating baths of the present invention.
  • a wide variety of known brighteners may be employed. Typical brighteners are described in published U.S. Patent Application No. 20020043468, which is incorporated herein by reference. They contain one or more sulfur atoms, no nitrogen atoms, and have a molecular weight of about 1000 or less.
  • Brightener compounds that have sulfide and/or sulfonic acid groups are useful, particularly compounds that comprise a group of the formula R′—S—R—SO 3 X, where R is an optionally substituted alkyl (which include cycloalkyl), optionally substituted heteroalkyl, optionally substituted aryl group, or optionally, substituted heteroalicyclic; X is a counter ion such as sodium or potassium; and R′ is hydrogen or a chemical bond (i.e., —S—R—SO 3 X or substituent of a larger compound).
  • alkyl groups will have from one to about 16 carbons, more typically one to about 8 or 12 carbons.
  • Heteroalkyl groups will have one or more hetero (N, O, or S) atoms in the chain, and preferably have from 1 to about 16 carbons, more typically 1 to about 8 or 12 carbons.
  • Carbocyclic aryl groups are typical aryl groups, such as phenyl and naphthyl.
  • Heteroaromatic groups also will be suitable aryl groups, and typically contain 1 to about 3 N, O, or S atoms and 1-3 separate or fused rings and include, e.g., coumarinyl, quinolinyl, pyridyl, pyrazinyl, pyrimidyl, furyl, pyrrolyl, thienyl, thiazolyl, oxazolyl, oxidizolyl, triazole, imidazolyl, indolyl, benzofuranyl, benzothiazol, and the like.
  • Heteroalicyclic groups typically will have 1 to 3 N, O, or S atoms and from 1 to 3 separate or fused rings and include, e.g., tetrahydrofuranyl, thienyl, tetrahydropyranyl, piperdinyl, morpholino, pyrrolindinyl, and the like.
  • Substituents of substituted alkyl, heteroalkyl, aryl, or heteroalicyclic groups include, e.g., C 1 -C 8 alkoxy; C 1 -C 8 alkyl, halogen, particularly F, Cl, and Br; cyano; nitro; and the like.
  • Some specific useful brighteners include, e.g., N,N-dimethyl-dithiocarbamic acid-(3-sulfopropyl)ester, 3-mercapto-propylsulfonic acid-(3-sulfopropyl)ester, 3-mercapto-propylsulfonic acid (sodium salt), carbonic acid-dithio-O-ethylester-S-ester with 3-mercapto-1-propane sulfonic acid (potassium salt), bissulfopropyl disulfide, 3-(benzthiazolyl-S-thio)propyl sulfonic acid (sodium salt), pyridinium propyl sulfobetaine, 1-sodium-3-mercaptopropane-1-sulfonate, and combinations of the above.
  • N,N-dimethyl-dithiocarbamic acid-(3-sulfopropyl)ester 3-mercapto
  • Copper Gleam ST-901 or Intervia 8540 Additive and is available from Shipley Company, of Marlborough, Mass. 01752. According to its Material Safety Data Sheet, the composition of Copper Gleam ST-901 Additive is as follows: water 95.00-99.00%, sulfuric acid ⁇ 1.00%, and copper sulfate ⁇ 1.00%.
  • a wetting agent is added to the electroplating baths of the present invention.
  • a variety of known wetting agents may be employed.
  • Typical surfactants are described in published U.S. Patent Application No. 20020043468, which is incorporated herein by reference.
  • Particularly useful surfactants for plating compositions of the invention are commercially available polyethylene glycol copolymers. Such polymers are available from BASF Corporation, in Mount Olive, N.J., 07828, under the trademark PLURONIC.
  • Copper Gleam ST-901 A particular wetting agent, which is mixed with a leveler, is sold under the trademark Copper Gleam ST-901 or Intervia 8540 Carrier, which is also available from Shipley Company. According to its Material Safety Data Sheet, the composition of Copper Gleam ST-901 Carrier is as follows: water 85.00-95.00%, sulfuric acid ⁇ 1.00%, copper sulfate ⁇ 1.00%, and polyether polyol 1.00-10.00%.
  • Chloride (Cl—) is provided in the bath by adding HCl to the electroplating baths of the present invention.
  • a leveler may optionally be added to the present electroplating baths.
  • levelers may be employed. Typical levelers are described in published U.S. patent Application No. 20020043468, which is incorporated herein by reference.
  • useful leveling agents include those that contain a substituted amino group such as compounds having R—N—R′, where each R and R′ is independently a substituted or unsubstituted alkyl group or a substituted or unsubstituted aryl group.
  • the alkyl groups have from 1 to 6 carbon atoms, more typically from 1 to 4 carbon atoms.
  • Suitable aryl groups include substituted or unsubstituted phenyl or naphthyl.
  • the substituents of the substituted alkyl and aryl groups may be, for example, alkyl, halo, and alkoxy.
  • useful leveling agents include, but are not limited to, 1-(2-hydroxyethyl)-2-imidazolidinethione, 4-mercaptopyridine, 2-mercaptothiazoline, ethylene thiourea, thiourea, alkylated polyalkyleneimine, N-heteroaromatic rings containing polymers, quaternized, acrylic, polymeric amines, polyvinyl carbamates, pyrrolidone, and imidazole.
  • An exemplary bath for electroplating copper on a microelectronic workpiece wherein the copper is deposited at a high rate of deposition (a deposition rate of 2-6 ⁇ m/min or greater) in a through-mask application is set forth in the following Table 1.
  • Baths useful for through-mask plating in accordance with the present invention have copper contents, which are generally higher than the copper content of commercial copper electroplating baths used for interconnect plating applications.
  • baths of the present invention have acid contents that are lower than the acid contents of many commercial copper electroplating baths used for interconnect plating applications.
  • copper electroplating baths useful for through-mask applications are able to fully wet the surface onto which copper is to be plated.
  • the ability of the baths to fully wet the surface is achieved by selecting a wetting agent that provides the necessary wetting properties to the bath without the undesirable results discussed above.
  • the wetting agent decreases the surface tension of the solution so that it is able to fully wet the surface to be plated.
  • a sufficient amount of the wetting agent must be used so that good wetting of the surface to be plated is achieved.
  • bubble trapping, pore formation, or dendritic growth is observed as illustrated in FIGS. 13-14 .
  • the wetting agent desirably reduces the surface tension of the solution sufficiently so that the effect of the flow direction of the plating solution does not substantially affect the shape of the deposited features.
  • the surface tension of the solution is too high, doming or skewing of the deposited feature is typically observed. Examples of undesirable doming or skewing of the deposited feature are illustrated in FIGS. 16 and 17 .
  • Suitable wetting agents do not suppress the deposition irregularly so as to result in non-conformal growth. Examples of undesirable non-conformal growth are illustrated in FIGS. 18 and 19 .
  • the wetting agent needs to be compatible with the brightener so that the wetting agent does not impede the ability of the brightener to reduce the grain size and produce smooth bright surfaces.
  • FIGS. 20 and 21 illustrate results achieved when a wetting agent that is not compatible with a brightener is employed.
  • Wetting agents useful in the present invention must also react evenly and absorb evenly on the features to be plated. If the wetting agent is unable to do so, formation of craters or pitting in the deposited surface results. Examples of the formation of such craters are illustrated in FIGS. 22 and 23 .
  • An exemplary bath exhibits a droplet contact angle with copper or a photoresist of less than about 20 degrees.
  • Contact angle is a quantitative measure of the wetting of a solid by a liquid. It is defined geometrically as the angle formed by a liquid at the three-phase boundary where a liquid, gas, and solid intersect.
  • Baths useful in accordance with the present invention have surface tensions ranging from about 45-60 dyne/cm at 20° C. and about 35-50 dyne/cm at 30° C. The surface tension of the bath may fall outside these ranges, provided satisfactory wetting of the surface onto which copper is to be plated is achieved.
  • An exemplary bath of Table 1 contains 65 g/L Cu 2+, 80 g/L H 2 SO 4 , 70 ppm Cl—, 3 ml/L of a brightener available from Shipley-Ronal Company under the designation B-2001 and 2 ml/L of a surfactant previously available from Minnesota Mining and Manufacturing Company under the product designation FC99.
  • Another exemplary bath substitutes a brightener available from Enthone Company under the designation CuBath SC-MD in an amount of 6.4 ml/L.
  • Exemplary baths of Table 2 include 65 g/L Cu 2+, 80 g/L H 2 SO 4 , 100 ppm Cl—, 5 ml/L of the brightener available from Shipley Ronal under the designation Intervia 8540-A and 5 ml/L of a mixture of a leveler and a surfactant available from Shipley-Ronal Company under the designation Intervia 8540-C.
  • Another exemplary bath of Table 2 replaces the brightener in the bath described above with 6.4 ml/L of a brightener available from Enthone under the designation CuBath SC-MD, and employs 1.6 ml/L of a leveler available from Enthone under the designation CuBath SC-LO and 2 ml/L of a surfactant available from Minnesota Mining and Manufacturing Company under the designation FC99 in place of the Intervia 8540-C combination of a leveler and surfactant.
  • a third exemplary bath of Table 2 includes 85 g/L Cu 2+, 60 g/L H 2 SO 4 , 100 ppm Cl—, 5 ml/L of a brightener available from Shipley-Ronal under the designation Intervia 8540-A, and 10 ml/L of a combination of a leveler and a surfactant available from Shipley-Ronal under the designation Intervia 8540-C.
  • Another embodiment of the invention is a process of using a plating bath (as described above) for electroplating copper on a microelectronic workpiece, such as a silicon wafer wherein the copper is deposited at a high rate of deposition (a deposition rate of 2-6 ⁇ m/min or greater, e.g., 4 ⁇ m/min or greater).
  • the processes of the present invention may suitably be carried out in a commercially available apparatus, which are arranged and have controllers that are modified to be programmed to carry out an electroplating process in accordance with the present invention.
  • One suitable tool system for implementing the present invention is the PARAGONTM model plating tool, an APXTM, or an EQUINOX® model plating tool available from Semitool, Inc., of Kalispell, Mont.
  • systems suitable for electroplating metals offered by other manufacturers are also useful.
  • the tool system includes a reactor, a bath supply source, an electrode, a power supply, and a controller.
  • the reactor receives the workpiece and exposes its microelectronic surface to a plating bath of the present invention.
  • the bath supply source provides the plating bath to the reactor.
  • the electrode which functions as the anode during the plating process, is in electrical contact with the plating bath.
  • the power supply supplies electrical power between the microelectronic surface of the workpiece, which functions as the cathode during the plating process, and the anode to electrolytically deposit a metal layer on the microelectronic surface of the workpiece.
  • FIG. 24 is a schematic representation of a suitable tool system 300 for electroplating a metal onto the microelectronic workpiece, such as a semiconductor wafer.
  • the tool system 300 may include a plurality of workstations for carrying out prewet, spin/rinse dry and plating steps.
  • the particular arrangement of the various workstations can vary; however, an exemplary layout is illustrated in FIG. 24 .
  • workstations 310 and 320 are copper electroplating reactors.
  • Workstations 330 , 340 , 350 , 380 , 390 , and 400 are solder deposition reactors.
  • Workstations 360 and 370 are spin/rinse dry chambers, which can be used for spin/rinse dry as well as prewetting.
  • an exemplary tool 410 illustrated in FIG. 25 , includes spin/rinse dry chambers at workstations 420 , 430 , 470 , and 480 .
  • the balance of the workstations then comprise copper electroplating reactors at workstations 440 , 450 , 460 , 490 , 500 , and 510 .
  • the microelectronic workpieces travel from a spin/rinse dry chamber to a copper electroplating chamber followed by an additional spin/rinse dry chamber.
  • An exemplary power supply 380 for the process provides up to 10 volts at an average current of 30 amps and a peak current of 60 amps.
  • the power supply requirements will change depending on the size of the area to be electroplated on the workpiece.
  • the current density may be 100-300 mA/cm 2 .
  • a particularly useful current density is 150-220 mA/cm 2 .
  • the waveform may be a pulse with a 10-50% duty cycle at 50-1000 Hz, as well as a DC.
  • a particularly useful waveform is a DC and a pulse with a 50% duty cycle at 100 Hz.
  • the power supply and other components of the tool are controlled by controller 400.
  • An exemplary mode of electroplating is to rotate the workpiece in a plating chamber at a speed of 20-200 revolutions per minute with the plating bath flowing against the workpiece at a flow rate of 1-10 gallons per minute.
  • the most preferred rotation speed is 20-60 revolutions per minute.
  • the most preferred flow rate is 4-6 gallons per minute PROCESS FOR BUMPING APPLICATIONS
  • FIGS. 1-6 illustrate a process for forming bumps using the high rate copper electroplating process of the present invention.
  • FIG. 1 shows workpiece 20 which includes silicon wafer 26 , chip pad 24 , and passivation layer 22 , for example, made of silicon dioxide.
  • the chip pads are typically made of aluminum or copper.
  • Pad 24 is one of many pads where the solder bumps will be located. The size of the pads range from 10 to 200 ⁇ m in diameter.
  • the next steps in the process flow are a sputter etching step and then the steps of sputtering on two thin metal films.
  • sputter etching is used to remove the oxide layer before sputtering on first thin metal film 28 and thereafter second thin metal film 30 on the workpiece as shown in FIG. 2 .
  • These thin metal films are referred to as under bump metallurgy (UBM).
  • the first metal film 28 is typically made of a diffusion barrier material, such as Ti, TiW, Cr, or TiN. These materials provide a diffusion barrier and possess good adhesion to passivation layer 22 .
  • the second thin metal film 30 is composed of a conductive material, such as copper, which is sputtered on and which functions as a seed layer for the later electroplating step.
  • a photoresist layer 32 has been applied to the workpiece and then, portions of the photoresist have been removed to create openings 33 .
  • the openings in the photoresist create a pattern or mask where copper electroplating will later occur. While the process is described with reference to a photoresist, through-mask plating can also occur through dielectric materials that are not photoresists.
  • copper layer 34 has been electroplated on top of conductive layer 30 within opening 33 by employing the high rate electroplating process described above. This copper layer 34 is frequently referred to as a stud. Copper layer 34 is then covered by solder layer 36 , which is also deposited by electroplating.
  • the photoresist has been removed using chemical strippers and thereafter the exposed portions of metal films 28 and 30 have been etched away, thereby leaving behind the portions of metal films 28 and 30 that are situated under copper layer 34 .
  • solder layer 36 is heated and reflowed.
  • the result is reflowed solder bump 36 ′ shown in FIG. 6 wherein solder bump 36 ′ has a spherical shape.
  • intermetallic compounds are formed in the solder in zone 38 at the boundary of solder bump 36 ′ and copper layer 34 .
  • FIGS. 7-12 illustrate a typical process for other types of through-mask pattern plating employing the high rate copper electroplating process, such as for MEMS applications and redistribution applications.
  • workpiece 40 includes silicon wafer 42 , connector 44 , and passivation layer 46 which, for example, may be made of silicon dioxide.
  • the connectors are where the features will be located.
  • the size of the connectors range from sub-micron to several hundred microns.
  • the other areas of the wafer are generally covered with the passivation layer.
  • next steps in the process are a sputter etching step and then the steps of sputtering on two thin metal films.
  • sputter etching is used to remove the oxide layer before sputtering on first thin metal film 48 and thereafter second thin metal film 50 on the workpiece as shown in FIG. 8 .
  • Thin metal film 48 is made of a barrier layer material, such as Ti, TiW, TiN, or Cr, which form a good diffusion barrier while at the same time having good adhesion to passivation layer 22 .
  • the second thin metal film 50 is made of a conductive material, such as copper, and it is sputtered on to form a seed layer for the later electroplating.
  • a masking layer such as a photoresist layer 52 has been laid down and then, portions of the photoresist are removed to create openings, such as opening 43 .
  • the openings in the photoresist create a pattern or mask where copper electroplating will later occur.
  • copper feature 54 has been electroplated on top of copper seed layer 50 within opening 43 by employing the high rate electroplating process described above.
  • the photoresist has been removed using chemical strippers.
  • Each of the processes described above deposit copper at a rate of at least 2 ⁇ m/min, preferably at least 4 ⁇ m/min, in through-mask applications.
  • the processes produce deposited features which have a smooth surface morphology wherein R a is less than 30 nm and R p is less than 50 nm.
  • the surfaces of the deposited features are flat with no significant doming or skewing. No visible delamination is observed, scotch tape adhesion test is passed, and the processes exhibit a low dependency of morphology and flatness on feature shape, size, and open area.
  • the processes provide features wherein thickness variations are less than 10% (3-sigma).

Abstract

A plating bath for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min where the bath includes: (a) 50-85 g/L of Cu2+; (b) 50-100 g/L of H2SO4; (c) 30-150 ppm of Cl—; (d) a brightener; (e) a wetting agent; (f) optionally a leveler; and (g) water. A process for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min where the process includes the steps of: (a) providing the plating bath described above; (b) providing a workpiece which has one or more through-mask openings having a conductive layer at the bottom of the openings; (c) contacting the conductive layer with the plating bath; and (d) providing electroplating power between the conductive layer and an anode disposed in electrical contact with the bath, whereby copper is deposited onto the conductive layer at a rate of at least 2 μm/min.

Description

    FIELD OF THE INVENTION
  • The invention is in the field of electroplating copper on a microelectronic workpiece using a plating bath. More particularly, the invention relates to electroplating copper on a microelectronic workpiece in a plating bath wherein the copper is deposited at a high rate in a through-mask plating application.
  • BACKGROUND OF THE INVENTION
  • Copper electroplating uses the process of electrolysis to deposit copper atoms on an object acting as the cathode, or negative electrode. Applications of electroplating of copper on microelectronic substrates in a plating bath can be divided into several categories, such as interconnect plating applications, micro-electro-mechanical systems (MEMS) plating applications, and bump plating applications. These pattern plating applications can be mainly divided into through-mask plating applications (photoresist pattern plating applications such as bump applications, MEMS applications, and redistribution applications) and through-hole and blind-hole plating applications (pattern plating applications without photoresist, for example, interconnect applications).
  • In bump plating applications, the most commonly used solders for flip-chip applications are eutectic tin-lead (63/37), eutectic tin-silver (96.5/3.5), eutectic tin-copper (99.3/0.7), and near-eutectic tin-silver-copper (Sn/3.5-4.5Ag/0.3-0.9Cu) alloys. In most cases, a thick copper layer, a so-called copper mini-bump, is deposited to provide a solder-wettable surface on the top of an unwettable diffusion barrier as well as to form a bonding layer through the reaction with the active element (tin) of the solder. Tin-copper and tin-silver intermetallic compounds are formed during the reflow process. Electrodeposition is the easiest and cheapest way to deposit a thick copper layer. To date, a copper deposition rate of 0.4-1.0 μm per minute is generally achievable for through-mask plating applications with commercial copper baths developed for interconnect (such as via, trench, and dual damascene) plating applications. One of the shortcomings of this commercial technology is that a copper deposition rate of 0.4-1.0 μm per minute is undesirably slow, not only for bumping applications, but for other through-mask plating applications requiring relatively thick deposits, e.g., microns thick. These slow deposition rates increase the process time required to deposit thick features in through-mask applications. Accordingly, microelectronic device manufacturers must bear the added cost and reduced productivity resulting from such long process times.
  • Accordingly, the purpose of the present invention is to provide a bath and process that achieves a high rate of copper deposition in through-mask plating applications (a deposition rate of about 2-6 μm/min or faster, e.g., 4 μm/min or faster) and produces features with desirable morphology, such as a smooth surface. With these faster deposition rates, process times are reduced and microelectronic manufacturers will enjoy the economic benefit of reduced process times and higher through-put.
  • SUMMARY OF THE INVENTION
  • The baths and processes of the present invention fulfill the need of microelectronic manufacturers to deposit copper at rates of at least 2 μm/min and produce deposits having other desired characteristics.
  • Baths of the present invention are useful for the high rate electroplating of copper in a through-mask plating application and can achieve (a) a copper deposition rate of at least 2 μm/min, e.g., 4 μm/min or faster; (b) a smooth surface morphology (Ra<30 nm) for the deposited feature; (c) a flat surface (good conformality with photoresist or other dielectric); (d) no dewetting, doming or skewing of the deposited feature; (e) no visible delamination of the deposited feature from the substrate and an adequate adhesion; (f) low dependency of morphology and flatness on feature shape, size, and open area; and (g) a thickness variation of less than 10% (3-sigma).
  • One embodiment of a plating bath for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min where the bath includes: (a) 50-85 g/L of Cu2+; (b) 50-100 g/L of H2SO4; (c) 30-150 ppm of Cl—; (d) a brightener; (e) a wetting agent; and (f) optionally a leveler; and (g) the balance is water.
  • The baths of the present invention are formulated to fully wet all the features on a workpiece, particularly the surface to be electroplated without having a substantial adverse effect on the ability of the brightener to reduce the size of the metal grains and make the surface of the deposit brighter. The bath wets all features on the workpiece so that bubble trapping, pore formation, and/or dendritic growth is minimized. The baths have a low surface tension such that doming and skewing of the deposited copper is minimized. The baths are formulated so that the wetting agent does not have a substantial suppressing effect on the deposition of copper from the bath and does not react and absorb unevenly so as to result in crater-type defect formation within the deposited feature.
  • Another embodiment of the invention is a process for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min where the process includes the steps of: (a) providing the plating bath described above; (b) providing a microelectronic workpiece which has one or more through-mask openings having a conductive layer at the bottom of the openings; (c) contacting the conductive layer at the bottom of the openings with the plating bath; and (d) providing electroplating power between the conductive layer and an anode disposed in electrical contact with the bath, whereby copper is deposited onto the conductive layer at a rate of at least 2 μm/min.
  • Another embodiment of the invention is a process for forming solder bumps on a microelectronic workpiece where the process includes the steps of: a) providing a workpiece including a silicon wafer, one or more chip pads, and a passivation layer; (b) applying over the chip pads and the passivation layer a barrier layer and a conductive layer; (c) applying over the conductive layer a photoresist layer and then removing portions of the photoresist layer to create openings in the photoresist layer thereby exposing portions of the conductive layer at the bottom of the openings in the photoresist layer; (d) providing an electroplating bath described above; (e) contacting the conductive layer at the bottom of the openings with the electroplating bath; (f) providing electroplating power between the conductive layer and an anode disposed in electrical contact with the bath, whereby copper is deposited over the conductive layer at a rate of at least 2 μm/min; (g) applying a solder layer over the deposited copper; (h) removing the photoresist layer and thereafter etching away the exposed portions of the barrier layer and the conductive layer, thereby leaving the portions of the barrier layer and the conductive layer that are situated under the deposited copper feature; and (i) reflowing the solder layer.
  • Another embodiment of the invention is a process for forming copper features on a microelectronic workpiece where the process includes the steps of: (a) providing a workpiece including a silicon wafer, one or more connectors, and a passivation layer; (b) applying over the connectors and the passivation layer a barrier layer and a conductive layer; (c) applying over the conductive layer a photoresist layer and then removing portions of the photoresist layer to create openings in the photoresist layer thereby exposing portions of the conductive layer at the bottom of the openings in the photoresist layer; (d) providing a plating bath described above; (e) contacting the conductive layer at the bottom of the openings with the plating bath; (f) providing electroplating power between the conductive layer and an anode disposed in electrical contact with the bath, whereby a copper feature is deposited over said conductive layer at a rate of at least 2 μm/min; and (g) removing the photoresist layer and thereafter etching away the exposed portions of the barrier layer and the conductive layer.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same become better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:
  • FIGS. 1-6 are schematic representations of the steps in a process for through-mask pattern plating in bumping applications employing the high rate copper electroplating process of the present invention;
  • FIGS. 7-12 are schematic representations of the steps in a process for other types of through-mask pattern plating employing the high rate copper electroplating process, such as for MEMS applications and redistribution applications;
  • FIGS. 13-15 illustrate bubble trapping, pore formation, or dendritic growth that result when an insufficient amount of wetting agent or a poorly performing wetting agent is employed to deposit copper at a rate greater than about 2 μm/min in a through-mask plating application;
  • FIGS. 16 and 17 illustrate doming of copper features resulting when the surface tension of the plating bath used to electroplate copper features at a rate greater than about 2 μm/min in a through-mask plating application is too high;
  • FIGS. 18 and 19 illustrate features having uneven surfaces (e.g., non-conformal growth) resulting when a wetting agent is used that has an undesirable suppressing effect on the deposition;
  • FIGS. 20 and 21 illustrate features deposited in a through-mask plating application having surfaces that are not smooth resulting when the wetting agent is not compatible with the brightener;
  • FIGS. 22 and 23 illustrate features deposited in a through-mask plating applications where the wetting agent reacts unevenly and/or absorbs unevenly to the feature;
  • FIG. 24 is a schematic representation of a tool for electroplating a metal onto a microelectronic workpiece in accordance with the present invention; and
  • FIG. 25 is a schematic representation of a tool for forming solder bumps on a microelectronic workpiece employing the high rate copper deposition of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • As used throughout the specification, the following abbreviations have the following meanings, unless the context clearly indicates otherwise: nm=nanometers, mm=millimeters, μm=microns, μm/min=microns per minute, g/L=grams per liter, ml/L=milliliters per liter, mA/cm2=milliamperes per square centimeter, and ppm=parts per million. All percentages and ratios are by weight unless otherwise indicated. All ranges are inclusive and combinable.
  • As used throughout the specification, the term “plating” refers to electrolytic deposition, i.e., electroplating, unless the context clearly indicates otherwise. The term “feature” refers to a structure on a substrate. The term “through-mask plating” refers to plating through an opening in a dielectric film, such as a photoresist. The term “through-hole and blind hole plating” refers to plating through an opening in a material, which is not a photoresist. The term “brightener” refers to an organic compound that reduces the size of the grains and thus makes the surface of the deposit brighter. The term “wetting agent” refers to an organic compound that reduces the surface tension of the bath and prevents pores or pits in the deposit. The term “leveler” refers to an organic compound that is used to improve microthrowing power resulting in deposits with a flat surface. The term “water” refers to deionized water.
  • The components of plating baths of the present invention are now described in more detail below. The following description is intended to illustrate, not limit, the present invention.
  • Brightener
  • A brightener is added to the electroplating baths of the present invention. A wide variety of known brighteners may be employed. Typical brighteners are described in published U.S. Patent Application No. 20020043468, which is incorporated herein by reference. They contain one or more sulfur atoms, no nitrogen atoms, and have a molecular weight of about 1000 or less. Brightener compounds that have sulfide and/or sulfonic acid groups are useful, particularly compounds that comprise a group of the formula R′—S—R—SO3X, where R is an optionally substituted alkyl (which include cycloalkyl), optionally substituted heteroalkyl, optionally substituted aryl group, or optionally, substituted heteroalicyclic; X is a counter ion such as sodium or potassium; and R′ is hydrogen or a chemical bond (i.e., —S—R—SO3X or substituent of a larger compound). Typically, alkyl groups will have from one to about 16 carbons, more typically one to about 8 or 12 carbons. Heteroalkyl groups will have one or more hetero (N, O, or S) atoms in the chain, and preferably have from 1 to about 16 carbons, more typically 1 to about 8 or 12 carbons. Carbocyclic aryl groups are typical aryl groups, such as phenyl and naphthyl. Heteroaromatic groups also will be suitable aryl groups, and typically contain 1 to about 3 N, O, or S atoms and 1-3 separate or fused rings and include, e.g., coumarinyl, quinolinyl, pyridyl, pyrazinyl, pyrimidyl, furyl, pyrrolyl, thienyl, thiazolyl, oxazolyl, oxidizolyl, triazole, imidazolyl, indolyl, benzofuranyl, benzothiazol, and the like. Heteroalicyclic groups typically will have 1 to 3 N, O, or S atoms and from 1 to 3 separate or fused rings and include, e.g., tetrahydrofuranyl, thienyl, tetrahydropyranyl, piperdinyl, morpholino, pyrrolindinyl, and the like. Substituents of substituted alkyl, heteroalkyl, aryl, or heteroalicyclic groups include, e.g., C1-C8 alkoxy; C1-C8 alkyl, halogen, particularly F, Cl, and Br; cyano; nitro; and the like.
  • Some specific useful brighteners include, e.g., N,N-dimethyl-dithiocarbamic acid-(3-sulfopropyl)ester, 3-mercapto-propylsulfonic acid-(3-sulfopropyl)ester, 3-mercapto-propylsulfonic acid (sodium salt), carbonic acid-dithio-O-ethylester-S-ester with 3-mercapto-1-propane sulfonic acid (potassium salt), bissulfopropyl disulfide, 3-(benzthiazolyl-S-thio)propyl sulfonic acid (sodium salt), pyridinium propyl sulfobetaine, 1-sodium-3-mercaptopropane-1-sulfonate, and combinations of the above.
  • A particular brightener is sold under the trademark Copper Gleam ST-901 or Intervia 8540 Additive and is available from Shipley Company, of Marlborough, Mass. 01752. According to its Material Safety Data Sheet, the composition of Copper Gleam ST-901 Additive is as follows: water 95.00-99.00%, sulfuric acid <1.00%, and copper sulfate <1.00%.
  • Wetting Agent (Surfactant)
  • A wetting agent (surfactant) is added to the electroplating baths of the present invention. A variety of known wetting agents may be employed. Typical surfactants are described in published U.S. Patent Application No. 20020043468, which is incorporated herein by reference. Particularly useful surfactants for plating compositions of the invention are commercially available polyethylene glycol copolymers. Such polymers are available from BASF Corporation, in Mount Olive, N.J., 07828, under the trademark PLURONIC.
  • A particular wetting agent, which is mixed with a leveler, is sold under the trademark Copper Gleam ST-901 or Intervia 8540 Carrier, which is also available from Shipley Company. According to its Material Safety Data Sheet, the composition of Copper Gleam ST-901 Carrier is as follows: water 85.00-95.00%, sulfuric acid <1.00%, copper sulfate <1.00%, and polyether polyol 1.00-10.00%.
  • Chloride
  • Chloride (Cl—) is provided in the bath by adding HCl to the electroplating baths of the present invention.
  • Leveler
  • A leveler may optionally be added to the present electroplating baths. A wide variety of known levelers may be employed. Typical levelers are described in published U.S. patent Application No. 20020043468, which is incorporated herein by reference. In general, useful leveling agents include those that contain a substituted amino group such as compounds having R—N—R′, where each R and R′ is independently a substituted or unsubstituted alkyl group or a substituted or unsubstituted aryl group. Typically, the alkyl groups have from 1 to 6 carbon atoms, more typically from 1 to 4 carbon atoms. Suitable aryl groups include substituted or unsubstituted phenyl or naphthyl. The substituents of the substituted alkyl and aryl groups may be, for example, alkyl, halo, and alkoxy.
  • More specifically, useful leveling agents include, but are not limited to, 1-(2-hydroxyethyl)-2-imidazolidinethione, 4-mercaptopyridine, 2-mercaptothiazoline, ethylene thiourea, thiourea, alkylated polyalkyleneimine, N-heteroaromatic rings containing polymers, quaternized, acrylic, polymeric amines, polyvinyl carbamates, pyrrolidone, and imidazole.
  • High Rate Electroplating Baths
  • An exemplary bath for electroplating copper on a microelectronic workpiece wherein the copper is deposited at a high rate of deposition (a deposition rate of 2-6 μm/min or greater) in a through-mask application is set forth in the following Table 1.
    TABLE 1
    Component Concentration
    CuSO4.5H2O  200-340 g/L
    Preferred 240-280 g/L
    Cu2+ (from CuSO4.5H2O)   50-85 g/L
    Preferred 60-70 g/L
    H2SO4   50-100 g/L
    Preferred 75-85 g/L
    Cl— (from HCl)   30-150 ppm
    Preferred 60-110 ppm
    Brightener  0.1-10 ml/L
    Preferred 2-8 ml/L
    Wetting agent   1-30 ml/L
    Preferred 2-10 ml/L
    Water Balance
    Bath temperature   25-35° C.
  • Another exemplary electroplating bath for electroplating copper on a microelectronic workpiece wherein copper is deposited at a high rate of deposition (i.e., about 2-6 μm/min) is shown in the following Table 2.
    TABLE 2
    Component Concentration
    CuSO4.5H2O  200-340 g/L
    Preferred 240-280 g/L
    Cu2+ (from CuSO4.5H2O)   50-85 g/L
    Preferred 60-70 g/L
    H2SO4   50-100 g/L
    Preferred 75-85 g/L
    Cl— (from HCl)   30-150 ppm
    Preferred 60-110 ppm
    Brightener  0.1-10 ml/L
    Preferred 2-8 ml/L
    Wetting agent   1-30 ml/L
    Preferred 2-10 ml/L
    Leveler  0.1-10 ml/L
    Preferred 1-6 ml/L
    Water Balance
    Bath temperature   25-35° C.
  • Baths useful for through-mask plating in accordance with the present invention have copper contents, which are generally higher than the copper content of commercial copper electroplating baths used for interconnect plating applications. In addition, baths of the present invention have acid contents that are lower than the acid contents of many commercial copper electroplating baths used for interconnect plating applications.
  • As described above, copper electroplating baths useful for through-mask applications are able to fully wet the surface onto which copper is to be plated. The ability of the baths to fully wet the surface is achieved by selecting a wetting agent that provides the necessary wetting properties to the bath without the undesirable results discussed above. The wetting agent decreases the surface tension of the solution so that it is able to fully wet the surface to be plated. A sufficient amount of the wetting agent must be used so that good wetting of the surface to be plated is achieved. When an insufficient amount of wetting agent is employed, or when the wetting agent is not effective, bubble trapping, pore formation, or dendritic growth is observed as illustrated in FIGS. 13-14. The wetting agent desirably reduces the surface tension of the solution sufficiently so that the effect of the flow direction of the plating solution does not substantially affect the shape of the deposited features. When the surface tension of the solution is too high, doming or skewing of the deposited feature is typically observed. Examples of undesirable doming or skewing of the deposited feature are illustrated in FIGS. 16 and 17.
  • Suitable wetting agents do not suppress the deposition irregularly so as to result in non-conformal growth. Examples of undesirable non-conformal growth are illustrated in FIGS. 18 and 19. The wetting agent needs to be compatible with the brightener so that the wetting agent does not impede the ability of the brightener to reduce the grain size and produce smooth bright surfaces. FIGS. 20 and 21 illustrate results achieved when a wetting agent that is not compatible with a brightener is employed.
  • Wetting agents useful in the present invention must also react evenly and absorb evenly on the features to be plated. If the wetting agent is unable to do so, formation of craters or pitting in the deposited surface results. Examples of the formation of such craters are illustrated in FIGS. 22 and 23.
  • An exemplary bath exhibits a droplet contact angle with copper or a photoresist of less than about 20 degrees. Contact angle is a quantitative measure of the wetting of a solid by a liquid. It is defined geometrically as the angle formed by a liquid at the three-phase boundary where a liquid, gas, and solid intersect. Baths useful in accordance with the present invention have surface tensions ranging from about 45-60 dyne/cm at 20° C. and about 35-50 dyne/cm at 30° C. The surface tension of the bath may fall outside these ranges, provided satisfactory wetting of the surface onto which copper is to be plated is achieved.
  • An exemplary bath of Table 1 contains 65 g/L Cu2+, 80 g/L H2SO4, 70 ppm Cl—, 3 ml/L of a brightener available from Shipley-Ronal Company under the designation B-2001 and 2 ml/L of a surfactant previously available from Minnesota Mining and Manufacturing Company under the product designation FC99. Another exemplary bath substitutes a brightener available from Enthone Company under the designation CuBath SC-MD in an amount of 6.4 ml/L.
  • Exemplary baths of Table 2 include 65 g/L Cu2+, 80 g/L H2SO4, 100 ppm Cl—, 5 ml/L of the brightener available from Shipley Ronal under the designation Intervia 8540-A and 5 ml/L of a mixture of a leveler and a surfactant available from Shipley-Ronal Company under the designation Intervia 8540-C. Another exemplary bath of Table 2 replaces the brightener in the bath described above with 6.4 ml/L of a brightener available from Enthone under the designation CuBath SC-MD, and employs 1.6 ml/L of a leveler available from Enthone under the designation CuBath SC-LO and 2 ml/L of a surfactant available from Minnesota Mining and Manufacturing Company under the designation FC99 in place of the Intervia 8540-C combination of a leveler and surfactant. A third exemplary bath of Table 2 includes 85 g/L Cu2+, 60 g/L H2SO4, 100 ppm Cl—, 5 ml/L of a brightener available from Shipley-Ronal under the designation Intervia 8540-A, and 10 ml/L of a combination of a leveler and a surfactant available from Shipley-Ronal under the designation Intervia 8540-C.
  • The High Rate Electroplating Processes
  • Another embodiment of the invention is a process of using a plating bath (as described above) for electroplating copper on a microelectronic workpiece, such as a silicon wafer wherein the copper is deposited at a high rate of deposition (a deposition rate of 2-6 μm/min or greater, e.g., 4 μm/min or greater).
  • The processes of the present invention may suitably be carried out in a commercially available apparatus, which are arranged and have controllers that are modified to be programmed to carry out an electroplating process in accordance with the present invention. One suitable tool system for implementing the present invention is the PARAGON™ model plating tool, an APX™, or an EQUINOX® model plating tool available from Semitool, Inc., of Kalispell, Mont. In addition to the foregoing tools, systems suitable for electroplating metals offered by other manufacturers are also useful.
  • In general, the tool system includes a reactor, a bath supply source, an electrode, a power supply, and a controller. The reactor receives the workpiece and exposes its microelectronic surface to a plating bath of the present invention. The bath supply source provides the plating bath to the reactor. The electrode, which functions as the anode during the plating process, is in electrical contact with the plating bath. The power supply supplies electrical power between the microelectronic surface of the workpiece, which functions as the cathode during the plating process, and the anode to electrolytically deposit a metal layer on the microelectronic surface of the workpiece. FIG. 24 is a schematic representation of a suitable tool system 300 for electroplating a metal onto the microelectronic workpiece, such as a semiconductor wafer. The tool system 300 may include a plurality of workstations for carrying out prewet, spin/rinse dry and plating steps. The particular arrangement of the various workstations can vary; however, an exemplary layout is illustrated in FIG. 24. In FIG. 24, workstations 310 and 320 are copper electroplating reactors. Workstations 330, 340, 350, 380, 390, and 400 are solder deposition reactors. Workstations 360 and 370 are spin/rinse dry chambers, which can be used for spin/rinse dry as well as prewetting. In this configuration, the workpieces will pass through a spin/rinse dry chamber followed by a copper electroplating reactor followed by a spin/rinse dry chamber, a solder deposition reactor, and a final spin/rinse dry chamber. In an alternative embodiment not involving the deposition of solder, an exemplary tool 410, illustrated in FIG. 25, includes spin/rinse dry chambers at workstations 420, 430, 470, and 480. The balance of the workstations then comprise copper electroplating reactors at workstations 440, 450, 460, 490, 500, and 510. In this tool, the microelectronic workpieces travel from a spin/rinse dry chamber to a copper electroplating chamber followed by an additional spin/rinse dry chamber.
  • An exemplary power supply 380 for the process provides up to 10 volts at an average current of 30 amps and a peak current of 60 amps. The power supply requirements will change depending on the size of the area to be electroplated on the workpiece. The current density may be 100-300 mA/cm2. A particularly useful current density is 150-220 mA/cm2. The waveform may be a pulse with a 10-50% duty cycle at 50-1000 Hz, as well as a DC. A particularly useful waveform is a DC and a pulse with a 50% duty cycle at 100 Hz. The power supply and other components of the tool are controlled by controller 400.
  • An exemplary mode of electroplating is to rotate the workpiece in a plating chamber at a speed of 20-200 revolutions per minute with the plating bath flowing against the workpiece at a flow rate of 1-10 gallons per minute. For a 150˜200 mm-diameter wafer, the most preferred rotation speed is 20-60 revolutions per minute. For a 150˜200-mm diameter wafer, the most preferred flow rate is 4-6 gallons per minute PROCESS FOR BUMPING APPLICATIONS
  • FIGS. 1-6 illustrate a process for forming bumps using the high rate copper electroplating process of the present invention. FIG. 1 shows workpiece 20 which includes silicon wafer 26, chip pad 24, and passivation layer 22, for example, made of silicon dioxide. The chip pads are typically made of aluminum or copper. Pad 24 is one of many pads where the solder bumps will be located. The size of the pads range from 10 to 200 μm in diameter.
  • The next steps in the process flow are a sputter etching step and then the steps of sputtering on two thin metal films. In order to remove the native oxide layer on chip pads 24, sputter etching is used to remove the oxide layer before sputtering on first thin metal film 28 and thereafter second thin metal film 30 on the workpiece as shown in FIG. 2. These thin metal films are referred to as under bump metallurgy (UBM). The first metal film 28 is typically made of a diffusion barrier material, such as Ti, TiW, Cr, or TiN. These materials provide a diffusion barrier and possess good adhesion to passivation layer 22. The second thin metal film 30 is composed of a conductive material, such as copper, which is sputtered on and which functions as a seed layer for the later electroplating step.
  • In FIG. 3, a photoresist layer 32 has been applied to the workpiece and then, portions of the photoresist have been removed to create openings 33. The openings in the photoresist create a pattern or mask where copper electroplating will later occur. While the process is described with reference to a photoresist, through-mask plating can also occur through dielectric materials that are not photoresists.
  • In FIG. 4, copper layer 34 has been electroplated on top of conductive layer 30 within opening 33 by employing the high rate electroplating process described above. This copper layer 34 is frequently referred to as a stud. Copper layer 34 is then covered by solder layer 36, which is also deposited by electroplating.
  • In FIG. 5, the photoresist has been removed using chemical strippers and thereafter the exposed portions of metal films 28 and 30 have been etched away, thereby leaving behind the portions of metal films 28 and 30 that are situated under copper layer 34.
  • Finally, solder layer 36 is heated and reflowed. The result is reflowed solder bump 36′ shown in FIG. 6 wherein solder bump 36′ has a spherical shape. During the reflow process, intermetallic compounds are formed in the solder in zone 38 at the boundary of solder bump 36′ and copper layer 34.
  • Process for Other Through-Mask Pattern Plating Applications
  • FIGS. 7-12 illustrate a typical process for other types of through-mask pattern plating employing the high rate copper electroplating process, such as for MEMS applications and redistribution applications. In FIG. 7, workpiece 40 includes silicon wafer 42, connector 44, and passivation layer 46 which, for example, may be made of silicon dioxide. In this type of application, the connectors are where the features will be located. The size of the connectors range from sub-micron to several hundred microns. The other areas of the wafer are generally covered with the passivation layer.
  • The next steps in the process are a sputter etching step and then the steps of sputtering on two thin metal films. In order to remove the native oxide layer on connectors 44, sputter etching is used to remove the oxide layer before sputtering on first thin metal film 48 and thereafter second thin metal film 50 on the workpiece as shown in FIG. 8. Thin metal film 48 is made of a barrier layer material, such as Ti, TiW, TiN, or Cr, which form a good diffusion barrier while at the same time having good adhesion to passivation layer 22. The second thin metal film 50 is made of a conductive material, such as copper, and it is sputtered on to form a seed layer for the later electroplating.
  • In FIG. 9, a masking layer such as a photoresist layer 52 has been laid down and then, portions of the photoresist are removed to create openings, such as opening 43. The openings in the photoresist create a pattern or mask where copper electroplating will later occur.
  • In FIG. 10, copper feature 54 has been electroplated on top of copper seed layer 50 within opening 43 by employing the high rate electroplating process described above. In FIG. 11, the photoresist has been removed using chemical strippers.
  • In FIG. 12, the exposed portions of metal films 48 and 50 have been etched away, thereby leaving the portions of metal films 48 and 50 that are situated under copper feature 54.
  • Each of the processes described above deposit copper at a rate of at least 2 μm/min, preferably at least 4 μm/min, in through-mask applications. The processes produce deposited features which have a smooth surface morphology wherein Ra is less than 30 nm and Rp is less than 50 nm. The surfaces of the deposited features are flat with no significant doming or skewing. No visible delamination is observed, scotch tape adhesion test is passed, and the processes exhibit a low dependency of morphology and flatness on feature shape, size, and open area. In addition, the processes provide features wherein thickness variations are less than 10% (3-sigma).
  • While the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention.

Claims (43)

1. A plating bath for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min, said bath comprising:
(a) 50-85 g/L of Cu2+;
(b) 50-100 g/L of H2SO4;
(c) 30-150 ppm of Cl—;
(d) a brightener;
(e) a wetting agent; and
(f) water.
2. The bath of claim 1, wherein the source of Cu2+ is CuSO4.5H2O.
3. The bath of claim 1, wherein the concentration of Cu2+ is 60-70 g/L.
4. The bath of claim 1, wherein the concentration of H2SO4 is 75-85 g/L.
5. The bath of claim 1, wherein the source of Cl— is HCl
6. The bath of claim 1, wherein the concentration of Cl— is 60-110 ppm.
7. The bath of claim 1, wherein the concentration of brightener is 2-8 ml/L.
8. The bath of claim 1, wherein the concentration of wetting agent is 2-10 ml/L.
9. A plating bath for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min, said bath comprising:
(a) 50-85 g/L of Cu2+;
(b) 50-100 g/L of H2SO4;
(c) 30-150 ppm of Cl—;
(d) a brightener;
(e) a wetting agent;
(f) a leveler; and
(g) water.
10. The bath of claim 9, wherein the source of Cu2+ is CuSO4.5H2O.
11. The bath of claim 9, wherein the concentration of Cu2+ is 60-70 g/L.
12. The bath of claim 9, wherein the concentration of H2SO4 is 70-85 g/L.
13. The bath of claim 9, wherein the source of Cl— is HCl.
14. The bath of claim 9, wherein the concentration of Cl— is 60-110 ppm.
15. The bath of claim 9, wherein the concentration of brightener is 2-8 ml/L.
16. The bath of claim 9, wherein the concentration of wetting agent is 2-10 ml/L.
17. The bath of claim 9 wherein the concentration of leveler is 1-6 ml/L.
18. A plating bath for electroplating copper on a microelectronic workpiece through a photoresist mask, said bath comprising:
(a) Cu2+;
(b) H2SO4;
(c) Cl—;
(d) a brightener;
(e) a wetting agent; and
(f) water,
the bath exhibiting a droplet contact angle with the photoresist of less than 20 degrees.
19. A plating bath for electroplating copper on a microelectronic workpiece through a photoresist mask, said bath comprising:
(a) Cu2+;
(b) H2SO4;
(c) Cl—;
(d) a brightener;
(e) a wetting agent; and
(f) water,
(g) the bath exhibiting a surface tension ranging from 45-60 dyne/cm at 20° C.
20. A process for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min, said process comprising:
(a) providing a plating bath comprising:
(1) 50-85 g/L of Cu2+;
(2) 50-100 g/L of H2SO4;
(3) 30-150 ppm of Cl—;
(4) a brightener;
(5) a wetting agent; and
(6) water;
(b) providing a microelectronic workpiece having one or more through-mask openings with a conductive layer at the bottom of said opening;
(c) contacting said conductive layer with said plating bath;
(d) providing electroplating power between said conductive layer and an anode disposed in electrical contact with said bath; and
(e) depositing copper onto said conductive layer at a rate of at least 2 μm/min.
21. The process of claim 20, wherein the current density of said electroplating power is 100-300 mA/cm2.
22. The process of claim 21, wherein the current density of said electroplating power is 150-220 mA/cm2.
23. The process of claim 20, wherein the waveform of said electroplating power is a DC and a pulse with a 10-50% duty cycle at 50-1000 Hz.
24. The process of claim 20, wherein said workpiece is rotated at a speed of 20-200 revolutions per minute and wherein said bath flows against said workpiece at a flow rate of 1-10 gallons per minute.
25. The process of claim 20, wherein said bath has a temperature of 25-35° C.
26. The process of claim 20, wherein the depositing step further comprising depositing copper to form a deposited feature having a smooth surface morphology.
27. The process of claim 20, wherein the depositing step further comprising depositing copper to form a deposited feature that has a substantially flat surface.
28. The process of claim 20, wherein the depositing step further comprising depositing copper to form a deposited feature that has a thickness variation of less than 10%.
29. A process for electroplating copper on a microelectronic workpiece in a through-mask plating application at a rate of at least 2 μm/min, said process comprising:
(a) providing a plating bath comprising:
(1) 50-85 g/L of Cu2+;
(2) 50-100 g/L of H2SO4;
(3) 30-150 ppm of Cl—;
(4) a brightener;
(5) a wetting agent;
(6) a leveler; and
(7) water;
(b) providing a microelectronic workpiece having one or more through-mask openings with a conductive layer at the bottom of said opening;
(c) contacting said conductive layer with said plating bath;
(d) providing electroplating power between said conductive layer and an anode disposed in electrical contact with said bath; and
(e) depositing copper onto said conductive layer at a rate of at least 2 μm/min.
30. The process of claim 29 wherein the current density of said electroplating power is 100-300 mA/cm2.
31. The process of claim 30 wherein the current density of said electroplating power is 150-220 mA/cm2.
32. The process of claim 29 wherein the waveform of said electroplating power is a DC and a pulse with a 10-50% duty cycle at 50-1000 Hz.
33. The process of claim 29 wherein said workpiece is rotated at a speed of 20-200 revolutions per minute and wherein said bath flows against said workpiece at a flow rate of 1-10 gallons per minute.
34. The process of claim 29 wherein said bath has a temperature of 25-35° C.
35. The process of claim 30, wherein the depositing step further comprising depositing copper to form a deposited feature having a smooth surface morphology.
36. The process of claim 30, wherein the depositing step further comprising depositing copper to form a deposited feature that has a substantially flat surface.
37. The process of claim 30, wherein the depositing step further comprising depositing copper to form a deposited feature that has a thickness variation of less than 10%.
38. A process for forming solder bumps on a microelectronic workpiece, said process comprising:
(a) providing a workpiece comprising a silicon wafer, one or more chip pads, and a passivation layer;
(b) applying over said chip pads and said passivation layer a diffusion barrier and a conductive layer;
(c) applying over said conductive layer a photoresist layer and then removing portions of said photoresist layer to create openings in said photoresist layer thereby exposing portions of said conductive layer at the bottom of said openings;
(d) providing a plating bath comprising:
(1) 50-85 g/L of Cu2+;
(2) 50-100 g/L of H2SO4;
(3) 30-150 ppm of Cl—;
(4) a brightener;
(5) a wetting agent; and
(6) water;
(e) contacting said conductive layer with the plating bath;
(f) providing electroplating power between said conductive layer and an anode disposed in electrical contact with said bath;
(g) depositing copper onto the conductive layer at a rate of at least 2 μm/min;
(h) applying a solder layer over the deposited copper;
(i) removing said photoresist layer and thereafter etching away the exposed portions of said diffusion barrier and said conductive layer; and
(j) reflowing said solder layer.
39. The process of claim 38 wherein said plating bath comprises:
(a) 60-70 g/L of Cu2+ wherein the source of Cu2+ is CuSO4.5H2O;
(b) 75-85 g/L of H2SO4;
(c) 60-110 ppm of Cl— wherein the source of Cl— is HCl;
(d) 2-8 ml/L of a brightener;
(e) 2-10 ml/L of a wetting agent; and
(f) water.
40. The process of claim 38 wherein, the plating bath further comprises a leveler.
41. A process for forming conductive feature employing through-mask plating comprising:
(a) providing a microelectronic workpiece, the microelectronic workpiece including a passivation layer;
(b) applying a barrier layer over the passivation layer;
(c) applying a conductive layer over the barrier layer;
(d) applying a masking layer over the conductive layer;
(e) patterning the masking layer to expose portions of the conductive layer;
(f) electroplating copper onto the conductive layer at a rate of at least 2 μm/min by:
(1) contacting the conductive layer with a plating bath comprising:
a) 50-85 g/L of Cu2+;
b) 50-100 g/L of H2SO4;
c) 30-150 ppm of Cl—
d) a brightener;
e) a wetting agent; and
f) water, and
(2) providing electroplating power between said conductive layer and an anode disposed in electrical contact with said bath
(g) removing the masking layer; and
(h) removing at least portions of the barrier layer and conductive layer exposed by the removal of the masking layer.
42. The process of claim 41, wherein the copper is electroplated onto the conductive layer at a rate of at least 4 μm/min.
43. The process of claim 41, wherein the bath further comprises a leveler.
US10/700,782 2003-11-03 2003-11-03 Bath and method for high rate copper deposition Abandoned US20050092611A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/700,782 US20050092611A1 (en) 2003-11-03 2003-11-03 Bath and method for high rate copper deposition

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/700,782 US20050092611A1 (en) 2003-11-03 2003-11-03 Bath and method for high rate copper deposition

Publications (1)

Publication Number Publication Date
US20050092611A1 true US20050092611A1 (en) 2005-05-05

Family

ID=34551283

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/700,782 Abandoned US20050092611A1 (en) 2003-11-03 2003-11-03 Bath and method for high rate copper deposition

Country Status (1)

Country Link
US (1) US20050092611A1 (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050272257A1 (en) * 2004-06-03 2005-12-08 International Rectifier Corporation Semiconductor device with reduced contact resistance
US7449099B1 (en) * 2004-04-13 2008-11-11 Novellus Systems, Inc. Selectively accelerated plating of metal features
US20090032942A1 (en) * 2006-02-20 2009-02-05 Nepes Corporation Semiconductor chip with solder bump and method of fabricating the same
US20090127709A1 (en) * 2007-11-16 2009-05-21 Rohm Co., Ltd. Semiconductor device
US20090139870A1 (en) * 2007-12-04 2009-06-04 Mizuki Nagai Plating apparatus and plating method
US20090243098A1 (en) * 2008-03-25 2009-10-01 International Business Machines Corporation Underbump metallurgy for enhanced electromigration resistance
US20100126872A1 (en) * 2008-11-26 2010-05-27 Enthone, Inc. Electrodeposition of copper in microelectronics with dipyridyl-based levelers
US20120129335A1 (en) * 2010-11-22 2012-05-24 Fujitsu Semiconductor Limited Method of manufacturing semiconductor device
US20120193238A1 (en) * 2011-01-31 2012-08-02 Samsung Electronics Co., Ltd. Compositions For Plating Copper And Methods Of Forming A Copper Bump Using The Same
CN103981553A (en) * 2014-05-27 2014-08-13 深圳市欧比纳科技有限公司 High-temperature-resistant copper sulfate brightener and application method thereof
EP2879169A3 (en) * 2013-11-12 2015-08-26 Chipmos Technologies Inc. Method of manufacturing a silver alloy bump for a semiconductor structure using a cyanide-based plating bath
EP2963158A1 (en) * 2014-06-30 2016-01-06 Rohm and Haas Electronic Materials LLC Plating method
US20170233883A1 (en) * 2016-02-12 2017-08-17 Macdermid Enthone Inc. Leveler Compositions for Use in Copper Deposition in Manufacture of Microelectronics
US10221496B2 (en) 2008-11-26 2019-03-05 Macdermid Enthone Inc. Copper filling of through silicon vias
CN111155153A (en) * 2020-02-19 2020-05-15 广州三孚新材料科技股份有限公司 Copper electroplating solution and copper electroplating method
US20210388519A1 (en) * 2016-09-22 2021-12-16 Macdermid Enthone Inc. Copper Deposition in Wafer Level Packaging of Integrated Circuits

Citations (96)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1526644A (en) * 1922-10-25 1925-02-17 Williams Brothers Mfg Company Process of electroplating and apparatus therefor
US1881713A (en) * 1928-12-03 1932-10-11 Arthur K Laukel Flexible and adjustable anode
US3267010A (en) * 1962-04-16 1966-08-16 Udylite Corp Electrodeposition of copper from acidic baths
US3328273A (en) * 1966-08-15 1967-06-27 Udylite Corp Electro-deposition of copper from acidic baths
US3664933A (en) * 1969-06-19 1972-05-23 Udylite Corp Process for acid copper plating of zinc
US3716462A (en) * 1970-10-05 1973-02-13 D Jensen Copper plating on zinc and its alloys
US3770598A (en) * 1972-01-21 1973-11-06 Oxy Metal Finishing Corp Electrodeposition of copper from acid baths
US3878066A (en) * 1972-09-06 1975-04-15 Manfred Dettke Bath for galvanic deposition of gold and gold alloys
US3930363A (en) * 1974-07-19 1976-01-06 Burrell R. Rubenstein Parking meter
US3963588A (en) * 1975-04-21 1976-06-15 United States Steel Corporation Coalescent-jet apparatus and method for high current density preferential electroplating
US4046105A (en) * 1975-06-16 1977-09-06 Xerox Corporation Laminar deep wave generator
US4134802A (en) * 1977-10-03 1979-01-16 Oxy Metal Industries Corporation Electrolyte and method for electrodepositing bright metal deposits
US4272335A (en) * 1980-02-19 1981-06-09 Oxy Metal Industries Corporation Composition and method for electrodeposition of copper
US4279948A (en) * 1978-05-25 1981-07-21 Macdermid Incorporated Electroless copper deposition solution using a hypophosphite reducing agent
US4384830A (en) * 1979-03-22 1983-05-24 Wakelin Russell R F Methods of and/or apparatus for displacing fluids
US4437943A (en) * 1980-07-09 1984-03-20 Olin Corporation Method and apparatus for bonding metal wire to a base metal substrate
US4500394A (en) * 1984-05-16 1985-02-19 At&T Technologies, Inc. Contacting a surface for plating thereon
US4576689A (en) * 1979-06-19 1986-03-18 Makkaev Almaxud M Process for electrochemical metallization of dielectrics
US4624749A (en) * 1985-09-03 1986-11-25 Harris Corporation Electrodeposition of submicrometer metallic interconnect for integrated circuits
US4634503A (en) * 1984-06-27 1987-01-06 Daniel Nogavich Immersion electroplating system
US4648944A (en) * 1985-07-18 1987-03-10 Martin Marietta Corporation Apparatus and method for controlling plating induced stress in electroforming and electroplating processes
US4781800A (en) * 1987-09-29 1988-11-01 President And Fellows Of Harvard College Deposition of metal or alloy film
US4828654A (en) * 1988-03-23 1989-05-09 Protocad, Inc. Variable size segmented anode array for electroplating
US4902398A (en) * 1988-04-27 1990-02-20 American Thim Film Laboratories, Inc. Computer program for vacuum coating systems
US4949671A (en) * 1985-10-24 1990-08-21 Texas Instruments Incorporated Processing apparatus and method
US4959278A (en) * 1988-06-16 1990-09-25 Nippon Mining Co., Ltd. Tin whisker-free tin or tin alloy plated article and coating technique thereof
US4988533A (en) * 1988-05-27 1991-01-29 Texas Instruments Incorporated Method for deposition of silicon oxide on a wafer
US4990224A (en) * 1988-12-21 1991-02-05 International Business Machines Corporation Copper plating bath and process for difficult to plate metals
US5000827A (en) * 1990-01-02 1991-03-19 Motorola, Inc. Method and apparatus for adjusting plating solution flow characteristics at substrate cathode periphery to minimize edge effect
US5021129A (en) * 1989-09-25 1991-06-04 International Business Machines Corporation Multilayer structures of different electroactive materials and methods of fabrication thereof
US5115430A (en) * 1990-09-24 1992-05-19 At&T Bell Laboratories Fair access of multi-priority traffic to distributed-queue dual-bus networks
US5116430A (en) * 1990-02-09 1992-05-26 Nihon Parkerizing Co., Ltd. Process for surface treatment titanium-containing metallic material
US5131168A (en) * 1990-01-15 1992-07-21 Finn-Aqua Santasalo-Sohlberg Gmbh Procedure and apparatus for freezing a product to be subjected to freeze-drying
US5135636A (en) * 1990-10-12 1992-08-04 Microelectronics And Computer Technology Corporation Electroplating method
US5138973A (en) * 1987-07-16 1992-08-18 Texas Instruments Incorporated Wafer processing apparatus having independently controllable energy sources
US5209817A (en) * 1991-08-22 1993-05-11 International Business Machines Corporation Selective plating method for forming integral via and wiring layers
US5217586A (en) * 1992-01-09 1993-06-08 International Business Machines Corporation Electrochemical tool for uniform metal removal during electropolishing
US5256274A (en) * 1990-08-01 1993-10-26 Jaime Poris Selective metal electrodeposition process
US5284548A (en) * 1993-03-03 1994-02-08 Microelectronics And Computer Technology Corporation Process for producing electrical circuits with precision surface features
US5302464A (en) * 1991-03-04 1994-04-12 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Method of plating a bonded magnet and a bonded magnet carrying a metal coating
US5344491A (en) * 1992-01-09 1994-09-06 Nec Corporation Apparatus for metal plating
US5391285A (en) * 1994-02-25 1995-02-21 Motorola, Inc. Adjustable plating cell for uniform bump plating of semiconductor wafers
US5409587A (en) * 1993-09-16 1995-04-25 Micron Technology, Inc. Sputtering with collinator cleaning within the sputtering chamber
US5421987A (en) * 1993-08-30 1995-06-06 Tzanavaras; George Precision high rate electroplating cell and method
US5443865A (en) * 1990-12-11 1995-08-22 International Business Machines Corporation Method for conditioning a substrate for subsequent electroless metal deposition
US5482891A (en) * 1995-03-17 1996-01-09 Motorola, Inc. VCSEL with an intergrated heat sink and method of making
US5549808A (en) * 1995-05-12 1996-08-27 International Business Machines Corporation Method for forming capped copper electrical interconnects
US5597460A (en) * 1995-11-13 1997-01-28 Reynolds Tech Fabricators, Inc. Plating cell having laminar flow sparger
US5639316A (en) * 1995-01-13 1997-06-17 International Business Machines Corp. Thin film multi-layer oxygen diffusion barrier consisting of aluminum on refractory metal
US5674787A (en) * 1996-01-16 1997-10-07 Sematech, Inc. Selective electroless copper deposited interconnect plugs for ULSI applications
US5681392A (en) * 1995-12-21 1997-10-28 Xerox Corporation Fluid reservoir containing panels for reducing rate of fluid flow
US5719447A (en) * 1993-06-03 1998-02-17 Intel Corporation Metal alloy interconnections for integrated circuits
US5723387A (en) * 1996-07-22 1998-03-03 Industrial Technology Research Institute Method and apparatus for forming very small scale Cu interconnect metallurgy on semiconductor substrates
US5723028A (en) * 1990-08-01 1998-03-03 Poris; Jaime Electrodeposition apparatus with virtual anode
US5730854A (en) * 1996-05-30 1998-03-24 Enthone-Omi, Inc. Alkoxylated dimercaptans as copper additives and de-polarizing additives
US5750018A (en) * 1997-03-18 1998-05-12 Learonal, Inc. Cyanide-free monovalent copper electroplating solutions
US5754842A (en) * 1993-09-17 1998-05-19 Fujitsu Limited Preparation system for automatically preparing and processing a CAD library model
US5824599A (en) * 1996-01-16 1998-10-20 Cornell Research Foundation, Inc. Protected encapsulation of catalytic layer for electroless copper interconnect
US5871626A (en) * 1995-09-27 1999-02-16 Intel Corporation Flexible continuous cathode contact circuit for electrolytic plating of C4, TAB microbumps, and ultra large scale interconnects
US5882498A (en) * 1997-10-16 1999-03-16 Advanced Micro Devices, Inc. Method for reducing oxidation of electroplating chamber contacts and improving uniform electroplating of a substrate
US5891513A (en) * 1996-01-16 1999-04-06 Cornell Research Foundation Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications
US5897368A (en) * 1997-11-10 1999-04-27 General Electric Company Method of fabricating metallized vias with steep walls
US5908543A (en) * 1997-02-03 1999-06-01 Okuno Chemical Industries Co., Ltd. Method of electroplating non-conductive materials
US5913147A (en) * 1997-01-21 1999-06-15 Advanced Micro Devices, Inc. Method for fabricating copper-aluminum metallization
US5932077A (en) * 1998-02-09 1999-08-03 Reynolds Tech Fabricators, Inc. Plating cell with horizontal product load mechanism
US5969422A (en) * 1997-05-15 1999-10-19 Advanced Micro Devices, Inc. Plated copper interconnect structure
US5972192A (en) * 1997-07-23 1999-10-26 Advanced Micro Devices, Inc. Pulse electroplating copper or copper alloys
US6028986A (en) * 1995-11-10 2000-02-22 Samsung Electronics Co., Ltd. Methods of designing and fabricating intergrated circuits which take into account capacitive loading by the intergrated circuit potting material
US6027631A (en) * 1997-11-13 2000-02-22 Novellus Systems, Inc. Electroplating system with shields for varying thickness profile of deposited layer
US6036836A (en) * 1996-12-20 2000-03-14 Peeters; Joris Antonia Franciscus Process to create metallic stand-offs on an electronic circuit
US6065424A (en) * 1995-12-19 2000-05-23 Cornell Research Foundation, Inc. Electroless deposition of metal films with spray processor
US6069068A (en) * 1997-05-30 2000-05-30 International Business Machines Corporation Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity
US6074544A (en) * 1998-07-22 2000-06-13 Novellus Systems, Inc. Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer
US6090260A (en) * 1997-03-31 2000-07-18 Tdk Corporation Electroplating method
US6113771A (en) * 1998-04-21 2000-09-05 Applied Materials, Inc. Electro deposition chemistry
US6179983B1 (en) * 1997-11-13 2001-01-30 Novellus Systems, Inc. Method and apparatus for treating surface including virtual anode
US6193859B1 (en) * 1997-11-13 2001-02-27 Novellus Systems, Inc. Electric potential shaping apparatus for holding a semiconductor wafer during electroplating
US6197688B1 (en) * 1998-02-12 2001-03-06 Motorola Inc. Interconnect structure in a semiconductor device and method of formation
US6197181B1 (en) * 1998-03-20 2001-03-06 Semitool, Inc. Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece
US6199301B1 (en) * 1997-01-22 2001-03-13 Industrial Automation Services Pty. Ltd. Coating thickness control
US6228232B1 (en) * 1998-07-09 2001-05-08 Semitool, Inc. Reactor vessel having improved cup anode and conductor assembly
US6277263B1 (en) * 1998-03-20 2001-08-21 Semitool, Inc. Apparatus and method for electrolytically depositing copper on a semiconductor workpiece
US6309524B1 (en) * 1998-07-10 2001-10-30 Semitool, Inc. Methods and apparatus for processing the surface of a microelectronic workpiece
US20020000382A1 (en) * 1999-12-15 2002-01-03 Shipley Company, L.L.C. Of Marlborough Seed layer repair method
US20020008037A1 (en) * 1999-04-13 2002-01-24 Wilson Gregory J. System for electrochemically processing a workpiece
US6344129B1 (en) * 1999-10-13 2002-02-05 International Business Machines Corporation Method for plating copper conductors and devices formed
US6350364B1 (en) * 2000-02-18 2002-02-26 Taiwan Semiconductor Manufacturing Company Method for improvement of planarity of electroplated copper
US20020042689A1 (en) * 2000-04-11 2002-04-11 David Jahn Method and apparatus for evaluation of aggregate particle shapes through multiple ratio analysis
US20020043468A1 (en) * 2000-10-13 2002-04-18 Shipley Company, L.L.C. Seed repair and electroplating bath
US20020043466A1 (en) * 1999-07-09 2002-04-18 Applied Materials, Inc. Method and apparatus for patching electrochemically deposited layers using electroless deposited materials
US6391166B1 (en) * 1998-02-12 2002-05-21 Acm Research, Inc. Plating apparatus and method
US20020102837A1 (en) * 1998-02-04 2002-08-01 Ritzdorf Thomas L. Method for filling recessed micro-structures with metallization in the production of a microelectronic device
US6565729B2 (en) * 1998-03-20 2003-05-20 Semitool, Inc. Method for electrochemically depositing metal on a semiconductor workpiece
US6676823B1 (en) * 2002-03-18 2004-01-13 Taskem, Inc. High speed acid copper plating
US6679983B2 (en) * 2000-10-13 2004-01-20 Shipley Company, L.L.C. Method of electrodepositing copper
US6869515B2 (en) * 2001-03-30 2005-03-22 Uri Cohen Enhanced electrochemical deposition (ECD) filling of high aspect ratio openings

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1526644A (en) * 1922-10-25 1925-02-17 Williams Brothers Mfg Company Process of electroplating and apparatus therefor
US1881713A (en) * 1928-12-03 1932-10-11 Arthur K Laukel Flexible and adjustable anode
US3267010A (en) * 1962-04-16 1966-08-16 Udylite Corp Electrodeposition of copper from acidic baths
US3328273A (en) * 1966-08-15 1967-06-27 Udylite Corp Electro-deposition of copper from acidic baths
US3664933A (en) * 1969-06-19 1972-05-23 Udylite Corp Process for acid copper plating of zinc
US3716462A (en) * 1970-10-05 1973-02-13 D Jensen Copper plating on zinc and its alloys
US3770598A (en) * 1972-01-21 1973-11-06 Oxy Metal Finishing Corp Electrodeposition of copper from acid baths
US3878066A (en) * 1972-09-06 1975-04-15 Manfred Dettke Bath for galvanic deposition of gold and gold alloys
US3930363A (en) * 1974-07-19 1976-01-06 Burrell R. Rubenstein Parking meter
US3963588A (en) * 1975-04-21 1976-06-15 United States Steel Corporation Coalescent-jet apparatus and method for high current density preferential electroplating
US4046105A (en) * 1975-06-16 1977-09-06 Xerox Corporation Laminar deep wave generator
US4134802A (en) * 1977-10-03 1979-01-16 Oxy Metal Industries Corporation Electrolyte and method for electrodepositing bright metal deposits
US4279948A (en) * 1978-05-25 1981-07-21 Macdermid Incorporated Electroless copper deposition solution using a hypophosphite reducing agent
US4384830A (en) * 1979-03-22 1983-05-24 Wakelin Russell R F Methods of and/or apparatus for displacing fluids
US4576689A (en) * 1979-06-19 1986-03-18 Makkaev Almaxud M Process for electrochemical metallization of dielectrics
US4272335A (en) * 1980-02-19 1981-06-09 Oxy Metal Industries Corporation Composition and method for electrodeposition of copper
US4437943A (en) * 1980-07-09 1984-03-20 Olin Corporation Method and apparatus for bonding metal wire to a base metal substrate
US4500394A (en) * 1984-05-16 1985-02-19 At&T Technologies, Inc. Contacting a surface for plating thereon
US4634503A (en) * 1984-06-27 1987-01-06 Daniel Nogavich Immersion electroplating system
US4648944A (en) * 1985-07-18 1987-03-10 Martin Marietta Corporation Apparatus and method for controlling plating induced stress in electroforming and electroplating processes
US4624749A (en) * 1985-09-03 1986-11-25 Harris Corporation Electrodeposition of submicrometer metallic interconnect for integrated circuits
US4949671A (en) * 1985-10-24 1990-08-21 Texas Instruments Incorporated Processing apparatus and method
US5138973A (en) * 1987-07-16 1992-08-18 Texas Instruments Incorporated Wafer processing apparatus having independently controllable energy sources
US4781800A (en) * 1987-09-29 1988-11-01 President And Fellows Of Harvard College Deposition of metal or alloy film
US4828654A (en) * 1988-03-23 1989-05-09 Protocad, Inc. Variable size segmented anode array for electroplating
US4902398A (en) * 1988-04-27 1990-02-20 American Thim Film Laboratories, Inc. Computer program for vacuum coating systems
US4988533A (en) * 1988-05-27 1991-01-29 Texas Instruments Incorporated Method for deposition of silicon oxide on a wafer
US4959278A (en) * 1988-06-16 1990-09-25 Nippon Mining Co., Ltd. Tin whisker-free tin or tin alloy plated article and coating technique thereof
US4990224A (en) * 1988-12-21 1991-02-05 International Business Machines Corporation Copper plating bath and process for difficult to plate metals
US5021129A (en) * 1989-09-25 1991-06-04 International Business Machines Corporation Multilayer structures of different electroactive materials and methods of fabrication thereof
US5000827A (en) * 1990-01-02 1991-03-19 Motorola, Inc. Method and apparatus for adjusting plating solution flow characteristics at substrate cathode periphery to minimize edge effect
US5131168A (en) * 1990-01-15 1992-07-21 Finn-Aqua Santasalo-Sohlberg Gmbh Procedure and apparatus for freezing a product to be subjected to freeze-drying
US5116430A (en) * 1990-02-09 1992-05-26 Nihon Parkerizing Co., Ltd. Process for surface treatment titanium-containing metallic material
US5723028A (en) * 1990-08-01 1998-03-03 Poris; Jaime Electrodeposition apparatus with virtual anode
US5256274A (en) * 1990-08-01 1993-10-26 Jaime Poris Selective metal electrodeposition process
US5115430A (en) * 1990-09-24 1992-05-19 At&T Bell Laboratories Fair access of multi-priority traffic to distributed-queue dual-bus networks
US5135636A (en) * 1990-10-12 1992-08-04 Microelectronics And Computer Technology Corporation Electroplating method
US5443865A (en) * 1990-12-11 1995-08-22 International Business Machines Corporation Method for conditioning a substrate for subsequent electroless metal deposition
US5302464A (en) * 1991-03-04 1994-04-12 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Method of plating a bonded magnet and a bonded magnet carrying a metal coating
US5209817A (en) * 1991-08-22 1993-05-11 International Business Machines Corporation Selective plating method for forming integral via and wiring layers
US5344491A (en) * 1992-01-09 1994-09-06 Nec Corporation Apparatus for metal plating
US5217586A (en) * 1992-01-09 1993-06-08 International Business Machines Corporation Electrochemical tool for uniform metal removal during electropolishing
US5284548A (en) * 1993-03-03 1994-02-08 Microelectronics And Computer Technology Corporation Process for producing electrical circuits with precision surface features
US5719447A (en) * 1993-06-03 1998-02-17 Intel Corporation Metal alloy interconnections for integrated circuits
US5421987A (en) * 1993-08-30 1995-06-06 Tzanavaras; George Precision high rate electroplating cell and method
US5409587A (en) * 1993-09-16 1995-04-25 Micron Technology, Inc. Sputtering with collinator cleaning within the sputtering chamber
US5754842A (en) * 1993-09-17 1998-05-19 Fujitsu Limited Preparation system for automatically preparing and processing a CAD library model
US5391285A (en) * 1994-02-25 1995-02-21 Motorola, Inc. Adjustable plating cell for uniform bump plating of semiconductor wafers
US5639316A (en) * 1995-01-13 1997-06-17 International Business Machines Corp. Thin film multi-layer oxygen diffusion barrier consisting of aluminum on refractory metal
US5482891A (en) * 1995-03-17 1996-01-09 Motorola, Inc. VCSEL with an intergrated heat sink and method of making
US5549808A (en) * 1995-05-12 1996-08-27 International Business Machines Corporation Method for forming capped copper electrical interconnects
US5871626A (en) * 1995-09-27 1999-02-16 Intel Corporation Flexible continuous cathode contact circuit for electrolytic plating of C4, TAB microbumps, and ultra large scale interconnects
US6028986A (en) * 1995-11-10 2000-02-22 Samsung Electronics Co., Ltd. Methods of designing and fabricating intergrated circuits which take into account capacitive loading by the intergrated circuit potting material
US5597460A (en) * 1995-11-13 1997-01-28 Reynolds Tech Fabricators, Inc. Plating cell having laminar flow sparger
US6065424A (en) * 1995-12-19 2000-05-23 Cornell Research Foundation, Inc. Electroless deposition of metal films with spray processor
US5681392A (en) * 1995-12-21 1997-10-28 Xerox Corporation Fluid reservoir containing panels for reducing rate of fluid flow
US5824599A (en) * 1996-01-16 1998-10-20 Cornell Research Foundation, Inc. Protected encapsulation of catalytic layer for electroless copper interconnect
US5891513A (en) * 1996-01-16 1999-04-06 Cornell Research Foundation Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications
US5674787A (en) * 1996-01-16 1997-10-07 Sematech, Inc. Selective electroless copper deposited interconnect plugs for ULSI applications
US5730854A (en) * 1996-05-30 1998-03-24 Enthone-Omi, Inc. Alkoxylated dimercaptans as copper additives and de-polarizing additives
US5723387A (en) * 1996-07-22 1998-03-03 Industrial Technology Research Institute Method and apparatus for forming very small scale Cu interconnect metallurgy on semiconductor substrates
US6036836A (en) * 1996-12-20 2000-03-14 Peeters; Joris Antonia Franciscus Process to create metallic stand-offs on an electronic circuit
US5913147A (en) * 1997-01-21 1999-06-15 Advanced Micro Devices, Inc. Method for fabricating copper-aluminum metallization
US6199301B1 (en) * 1997-01-22 2001-03-13 Industrial Automation Services Pty. Ltd. Coating thickness control
US5908543A (en) * 1997-02-03 1999-06-01 Okuno Chemical Industries Co., Ltd. Method of electroplating non-conductive materials
US5750018A (en) * 1997-03-18 1998-05-12 Learonal, Inc. Cyanide-free monovalent copper electroplating solutions
US6090260A (en) * 1997-03-31 2000-07-18 Tdk Corporation Electroplating method
US5969422A (en) * 1997-05-15 1999-10-19 Advanced Micro Devices, Inc. Plated copper interconnect structure
US6069068A (en) * 1997-05-30 2000-05-30 International Business Machines Corporation Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity
US5972192A (en) * 1997-07-23 1999-10-26 Advanced Micro Devices, Inc. Pulse electroplating copper or copper alloys
US5882498A (en) * 1997-10-16 1999-03-16 Advanced Micro Devices, Inc. Method for reducing oxidation of electroplating chamber contacts and improving uniform electroplating of a substrate
US5897368A (en) * 1997-11-10 1999-04-27 General Electric Company Method of fabricating metallized vias with steep walls
US6179983B1 (en) * 1997-11-13 2001-01-30 Novellus Systems, Inc. Method and apparatus for treating surface including virtual anode
US6027631A (en) * 1997-11-13 2000-02-22 Novellus Systems, Inc. Electroplating system with shields for varying thickness profile of deposited layer
US6193859B1 (en) * 1997-11-13 2001-02-27 Novellus Systems, Inc. Electric potential shaping apparatus for holding a semiconductor wafer during electroplating
US20020102837A1 (en) * 1998-02-04 2002-08-01 Ritzdorf Thomas L. Method for filling recessed micro-structures with metallization in the production of a microelectronic device
US5932077A (en) * 1998-02-09 1999-08-03 Reynolds Tech Fabricators, Inc. Plating cell with horizontal product load mechanism
US6391166B1 (en) * 1998-02-12 2002-05-21 Acm Research, Inc. Plating apparatus and method
US6197688B1 (en) * 1998-02-12 2001-03-06 Motorola Inc. Interconnect structure in a semiconductor device and method of formation
US6565729B2 (en) * 1998-03-20 2003-05-20 Semitool, Inc. Method for electrochemically depositing metal on a semiconductor workpiece
US6197181B1 (en) * 1998-03-20 2001-03-06 Semitool, Inc. Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece
US6277263B1 (en) * 1998-03-20 2001-08-21 Semitool, Inc. Apparatus and method for electrolytically depositing copper on a semiconductor workpiece
US6290833B1 (en) * 1998-03-20 2001-09-18 Semitool, Inc. Method for electrolytically depositing copper on a semiconductor workpiece
US6113771A (en) * 1998-04-21 2000-09-05 Applied Materials, Inc. Electro deposition chemistry
US6228232B1 (en) * 1998-07-09 2001-05-08 Semitool, Inc. Reactor vessel having improved cup anode and conductor assembly
US6309524B1 (en) * 1998-07-10 2001-10-30 Semitool, Inc. Methods and apparatus for processing the surface of a microelectronic workpiece
US6074544A (en) * 1998-07-22 2000-06-13 Novellus Systems, Inc. Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer
US6110346A (en) * 1998-07-22 2000-08-29 Novellus Systems, Inc. Method of electroplating semicoductor wafer using variable currents and mass transfer to obtain uniform plated layer
US20020008037A1 (en) * 1999-04-13 2002-01-24 Wilson Gregory J. System for electrochemically processing a workpiece
US20020043466A1 (en) * 1999-07-09 2002-04-18 Applied Materials, Inc. Method and apparatus for patching electrochemically deposited layers using electroless deposited materials
US20020066673A1 (en) * 1999-10-13 2002-06-06 International Business Machines Corporation Method for plating copper conductors and devices formed
US6344129B1 (en) * 1999-10-13 2002-02-05 International Business Machines Corporation Method for plating copper conductors and devices formed
US20020000382A1 (en) * 1999-12-15 2002-01-03 Shipley Company, L.L.C. Of Marlborough Seed layer repair method
US6350364B1 (en) * 2000-02-18 2002-02-26 Taiwan Semiconductor Manufacturing Company Method for improvement of planarity of electroplated copper
US20020042689A1 (en) * 2000-04-11 2002-04-11 David Jahn Method and apparatus for evaluation of aggregate particle shapes through multiple ratio analysis
US20020043468A1 (en) * 2000-10-13 2002-04-18 Shipley Company, L.L.C. Seed repair and electroplating bath
US6679983B2 (en) * 2000-10-13 2004-01-20 Shipley Company, L.L.C. Method of electrodepositing copper
US6869515B2 (en) * 2001-03-30 2005-03-22 Uri Cohen Enhanced electrochemical deposition (ECD) filling of high aspect ratio openings
US6676823B1 (en) * 2002-03-18 2004-01-13 Taskem, Inc. High speed acid copper plating

Cited By (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7449099B1 (en) * 2004-04-13 2008-11-11 Novellus Systems, Inc. Selectively accelerated plating of metal features
US7560016B1 (en) * 2004-04-13 2009-07-14 Novellus Systems, Inc. Selectively accelerated plating of metal features
US7678680B2 (en) * 2004-06-03 2010-03-16 International Rectifier Corporation Semiconductor device with reduced contact resistance
US20050272257A1 (en) * 2004-06-03 2005-12-08 International Rectifier Corporation Semiconductor device with reduced contact resistance
US20090032942A1 (en) * 2006-02-20 2009-02-05 Nepes Corporation Semiconductor chip with solder bump and method of fabricating the same
US9437544B2 (en) 2007-11-16 2016-09-06 Rohm Co., Ltd. Semiconductor device
US20090127709A1 (en) * 2007-11-16 2009-05-21 Rohm Co., Ltd. Semiconductor device
US9035455B2 (en) * 2007-11-16 2015-05-19 Rohm Co., Ltd. Semiconductor device
US9941231B2 (en) 2007-11-16 2018-04-10 Rohm Co., Ltd. Semiconductor device
US9607957B2 (en) 2007-11-16 2017-03-28 Rohm Co., Ltd. Semiconductor device
US20090139870A1 (en) * 2007-12-04 2009-06-04 Mizuki Nagai Plating apparatus and plating method
US8784636B2 (en) * 2007-12-04 2014-07-22 Ebara Corporation Plating apparatus and plating method
US20090243098A1 (en) * 2008-03-25 2009-10-01 International Business Machines Corporation Underbump metallurgy for enhanced electromigration resistance
US8022543B2 (en) * 2008-03-25 2011-09-20 International Business Machines Corporation Underbump metallurgy for enhanced electromigration resistance
US20100126872A1 (en) * 2008-11-26 2010-05-27 Enthone, Inc. Electrodeposition of copper in microelectronics with dipyridyl-based levelers
US9613858B2 (en) 2008-11-26 2017-04-04 Enthone Inc. Method and composition for electrodeposition of copper in microelectronics with dipyridyl-based levelers
US8771495B2 (en) 2008-11-26 2014-07-08 Enthone Inc. Method and composition for electrodeposition of copper in microelectronics with dipyridyl-based levelers
US10221496B2 (en) 2008-11-26 2019-03-05 Macdermid Enthone Inc. Copper filling of through silicon vias
US8388824B2 (en) 2008-11-26 2013-03-05 Enthone Inc. Method and composition for electrodeposition of copper in microelectronics with dipyridyl-based levelers
US20120129335A1 (en) * 2010-11-22 2012-05-24 Fujitsu Semiconductor Limited Method of manufacturing semiconductor device
US20120193238A1 (en) * 2011-01-31 2012-08-02 Samsung Electronics Co., Ltd. Compositions For Plating Copper And Methods Of Forming A Copper Bump Using The Same
EP2879169A3 (en) * 2013-11-12 2015-08-26 Chipmos Technologies Inc. Method of manufacturing a silver alloy bump for a semiconductor structure using a cyanide-based plating bath
CN103981553A (en) * 2014-05-27 2014-08-13 深圳市欧比纳科技有限公司 High-temperature-resistant copper sulfate brightener and application method thereof
US9809891B2 (en) 2014-06-30 2017-11-07 Rohm And Haas Electronic Materials Llc Plating method
TWI557280B (en) * 2014-06-30 2016-11-11 羅門哈斯電子材料有限公司 Plating method
CN105316712A (en) * 2014-06-30 2016-02-10 罗门哈斯电子材料有限责任公司 Plating method
EP2963158A1 (en) * 2014-06-30 2016-01-06 Rohm and Haas Electronic Materials LLC Plating method
US20170233883A1 (en) * 2016-02-12 2017-08-17 Macdermid Enthone Inc. Leveler Compositions for Use in Copper Deposition in Manufacture of Microelectronics
CN108779240A (en) * 2016-02-12 2018-11-09 麦克德米德乐思公司 The leveling composition used in the copper deposition of manufacture microelectronics product
US10519557B2 (en) * 2016-02-12 2019-12-31 Macdermid Enthone Inc. Leveler compositions for use in copper deposition in manufacture of microelectronics
CN108779240B (en) * 2016-02-12 2021-07-20 麦克德米德乐思公司 Leveling composition for use in copper deposition in the manufacture of microelectronics
US11168406B2 (en) 2016-02-12 2021-11-09 Macdermid Enthone Inc. Leveler compositions for use in copper deposition in manufacture of microelectronics
US20210388519A1 (en) * 2016-09-22 2021-12-16 Macdermid Enthone Inc. Copper Deposition in Wafer Level Packaging of Integrated Circuits
US11697884B2 (en) * 2016-09-22 2023-07-11 Macdermid Enthone Inc. Copper deposition in wafer level packaging of integrated circuits
CN111155153A (en) * 2020-02-19 2020-05-15 广州三孚新材料科技股份有限公司 Copper electroplating solution and copper electroplating method

Similar Documents

Publication Publication Date Title
US7151049B2 (en) Electroplating compositions and methods
US20050092611A1 (en) Bath and method for high rate copper deposition
US8888984B2 (en) Plating bath and method
CN106245073B (en) Method for electrochemically filling large, high aspect ratio recessed features with metal, aqueous solution plating bath solution, plating apparatus and system
US20120325671A2 (en) Electroplated lead-free bump deposition
JP4116781B2 (en) Seed restoration and electrolytic plating bath
US7968444B2 (en) Lead-free tin alloy electroplating compositions and methods
US6863795B2 (en) Multi-step method for metal deposition
TWI609100B (en) Cleaning electroplating substrate holders using reverse current deplating
EP3004429B1 (en) Electroplating baths of silver and tin alloys
US20060065537A1 (en) Electrolytic copper plating solutions
CN113260739A (en) Electrodeposition of nano-twin copper structures
US6627052B2 (en) Electroplating apparatus with vertical electrical contact
JP2005535787A (en) Electrolytic copper plating solution
JP7223083B2 (en) Acidic aqueous composition for electrolytic copper plating
US6660154B2 (en) Seed layer
US6649038B2 (en) Electroplating method
KR20140092626A (en) Copper electroplating solution, copper electroplating apparatus and method of forming a copper bumper for a semiconductor chip in the electroplating apparatus
US11032914B2 (en) Method of forming a solderable solder deposit on a contact pad
TWI805090B (en) Tin-silver plating solution, method of forming tin-silver solder bump using same, and tin-silver solder bump formed by said forming method
JP2002275684A (en) Seed layer

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMITOOL, INC., MONTANA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, BIOH;GIBBONS, KENNETH W.;REEL/FRAME:014667/0711

Effective date: 20031028

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION