US20050095786A1 - Non-volatile memory and method of manufacturing floating gate - Google Patents
Non-volatile memory and method of manufacturing floating gate Download PDFInfo
- Publication number
- US20050095786A1 US20050095786A1 US10/904,294 US90429404A US2005095786A1 US 20050095786 A1 US20050095786 A1 US 20050095786A1 US 90429404 A US90429404 A US 90429404A US 2005095786 A1 US2005095786 A1 US 2005095786A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- layer
- dots
- nano
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 29
- 239000004065 semiconductor Substances 0.000 claims abstract description 154
- 238000000034 method Methods 0.000 claims abstract description 84
- 230000005641 tunneling Effects 0.000 claims abstract description 73
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 230000003647 oxidation Effects 0.000 claims description 29
- 238000007254 oxidation reaction Methods 0.000 claims description 29
- 239000010408 film Substances 0.000 claims description 27
- 229910021332 silicide Inorganic materials 0.000 claims description 23
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 23
- 229910052732 germanium Inorganic materials 0.000 claims description 22
- 238000005229 chemical vapour deposition Methods 0.000 claims description 18
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 18
- 150000001875 compounds Chemical class 0.000 claims description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- 239000010409 thin film Substances 0.000 claims description 8
- PFNQVRZLDWYSCW-UHFFFAOYSA-N (fluoren-9-ylideneamino) n-naphthalen-1-ylcarbamate Chemical compound C12=CC=CC=C2C2=CC=CC=C2C1=NOC(=O)NC1=CC=CC2=CC=CC=C12 PFNQVRZLDWYSCW-UHFFFAOYSA-N 0.000 claims description 7
- WUPHOULIZUERAE-UHFFFAOYSA-N 3-(oxolan-2-yl)propanoic acid Chemical compound OC(=O)CCC1CCCO1 WUPHOULIZUERAE-UHFFFAOYSA-N 0.000 claims description 7
- 239000005083 Zinc sulfide Substances 0.000 claims description 7
- 229910052980 cadmium sulfide Inorganic materials 0.000 claims description 7
- 229910052984 zinc sulfide Inorganic materials 0.000 claims description 7
- 238000000137 annealing Methods 0.000 claims description 6
- 230000015572 biosynthetic process Effects 0.000 claims description 5
- 229910021480 group 4 element Inorganic materials 0.000 claims description 5
- 229910021478 group 5 element Inorganic materials 0.000 claims description 5
- 229910021476 group 6 element Inorganic materials 0.000 claims description 5
- 238000005240 physical vapour deposition Methods 0.000 claims description 5
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 4
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 claims description 4
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 claims description 4
- 238000009279 wet oxidation reaction Methods 0.000 claims description 4
- DRDVZXDWVBGGMH-UHFFFAOYSA-N zinc;sulfide Chemical compound [S-2].[Zn+2] DRDVZXDWVBGGMH-UHFFFAOYSA-N 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 27
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium oxide Inorganic materials O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 13
- PVADDRMAFCOOPC-UHFFFAOYSA-N oxogermanium Chemical compound [Ge]=O PVADDRMAFCOOPC-UHFFFAOYSA-N 0.000 description 13
- 229910052814 silicon oxide Inorganic materials 0.000 description 13
- 238000002474 experimental method Methods 0.000 description 8
- 238000000638 solvent extraction Methods 0.000 description 7
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 230000000737 periodic effect Effects 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- 238000004151 rapid thermal annealing Methods 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 230000002950 deficient Effects 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 229910006990 Si1-xGex Inorganic materials 0.000 description 3
- 229910007020 Si1−xGex Inorganic materials 0.000 description 3
- 238000010521 absorption reaction Methods 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 238000000862 absorption spectrum Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 239000012459 cleaning agent Substances 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 2
- 229910052986 germanium hydride Inorganic materials 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002120 nanofilm Substances 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 239000002096 quantum dot Substances 0.000 description 2
- 239000011669 selenium Substances 0.000 description 2
- 238000004611 spectroscopical analysis Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052793 cadmium Inorganic materials 0.000 description 1
- BDOSMKKIYDKNTQ-UHFFFAOYSA-N cadmium atom Chemical compound [Cd] BDOSMKKIYDKNTQ-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- QSHDDOUJBYECFT-UHFFFAOYSA-N mercury Chemical compound [Hg] QSHDDOUJBYECFT-UHFFFAOYSA-N 0.000 description 1
- 229910052753 mercury Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052699 polonium Inorganic materials 0.000 description 1
- HZEBHPIOVYHPMT-UHFFFAOYSA-N polonium atom Chemical compound [Po] HZEBHPIOVYHPMT-UHFFFAOYSA-N 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 1
- 229910052716 thallium Inorganic materials 0.000 description 1
- BKVIYDNLLOSFOA-UHFFFAOYSA-N thallium Chemical compound [Tl] BKVIYDNLLOSFOA-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42332—Gate electrodes for transistors with a floating gate with the floating gate formed by two or more non connected parts, e.g. multi-particles flating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
Definitions
- Taiwan application serial no. 92130674 filed Nov. 3, 2003
- Taiwan application serial no. 93118989 filed Jun. 29, 2004.
- the present invention relates to a memory device, and more particularly to a non-volatile memory and a method of manufacturing a floating gate.
- EEPROM Electronically erasable and programmable read only memory
- EEPROM is suitable of performing multiple operations of writing, read and erasure, and is non-volatile even when power is off.
- EEPROM becomes a type of memory device widely used in personal computers and other electronic equipments.
- doped polysilicon is conventionally used for fabricating a floating gate and a control gate.
- a dielectric layer is used to separate the floating gate from the control gate, while a tunneling layer is used to separate the floating gate from the substrate.
- a bias voltage is applied on the control gate, the source region and the drain region so as to inject charges into the floating gate or withdraw charges from the floating gate.
- an operating voltage is applied on the floating gate, and because the threshold voltage of the floating gate has been changed in the earlier write/erase operation, the difference of the threshold voltages can be used for differentiating the data value of 0 and 1.
- the floating gate is made of a semiconductor material (e.g., polysilicon), electrons injected in the floating gate will be uniformly distributed in the entire layer of the floating gate.
- a semiconductor material e.g., polysilicon
- the present invention is directed to a method of manufacturing a floating gate, which can be employed to enhance reliability of memory devices.
- the present invention is further directed to a non-volatile memory to solving the problems of that the operating voltage is too high and that the tunneling layer is too thick associated with the conventional floating gate.
- the present invention provides a method of manufacturing a floating gate.
- a tunneling layer is formed on a substrate, and a film layer containing a semiconductor component is then formed on the tunneling layer.
- the film layer consists of semiconductor nano-dots or film.
- This invention also provides a non-volatile memory including a tunneling layer, a dielectric layer, a floating gate, a control gate, a source region, and a drain region.
- the tunneling layer is disposed on a substrate; the dielectric layer is disposed between the tunneling layer and the dielectric layer, while the tunneling layer contains a semiconductor component and consists of a semiconductor nano-dot or film; the control gate is disposed on the dielectric layer; and the source region and the drain region are disposed respectively on two sides of the control gate in the substrate.
- the nano-dots or film containing a semiconductor component is used as an charge storing unit, when defects exist in the tunneling layer, only the charge of the nano-dots or film near the defective portion will be lost while the charge in other portions remains, so that the reliability of the device can be enhanced. In addition, even if the thickness of the tunneling layer is reduced, the reliability of the device will not be reduced, and thus the operating voltage can be lowered and the speed of write/erase operation can be increased.
- FIG. 1 is a sectional view showing a non-volatile memory according to a preferred embodiment of the present invention.
- FIG. 2 is a sectional view showing a non-volatile memory according to another preferred embodiment of the present invention.
- FIGS. 3A and 3B are sectional views showing a method of manufacturing a non-volatile memory according to a first preferred embodiment of the present invention.
- FIGS. 4A and 4B are sectional views showing a method of manufacturing another non-volatile memory according to the first preferred embodiment of the present invention.
- FIGS. 5A to 5 D are sectional views showing a method of manufacturing a non-volatile memory according to a second preferred embodiment of the present invention.
- FIGS. 6A to 6 C are sectional views showing a method of manufacturing a non-volatile memory according to a third preferred embodiment of the present invention.
- FIGS. 7A and 7B are sectional views showing a method of manufacturing another non-volatile memory according to the third preferred embodiment of the present invention.
- FIGS. 8A to 8 C are sectional views showing a method of manufacturing a non-volatile memory according to a forth preferred embodiment of the present invention.
- FIGS. 9A and 9B are sectional views showing a method of manufacturing another non-volatile memory according to the forth preferred embodiment of the present invention.
- FIGS. 10A to 10 D are sectional views showing a method of manufacturing a non-volatile memory according to a fifth preferred embodiment of the present invention.
- FIG. 11 is a photograph of a tested unit under a scanning electron microscope according to experiment 1.
- FIG. 12 is an absorption spectrum of a tested unit obtained by using an X-ray absorption near edge spectrometry according to experiment 2.
- FIG. 13 shows sketches of energy bands of write and erase operations when nano-dots of germanium oxide are used as the floating gate of the memory according to experiment 1.
- FIG. 14 is a graph showing relationship of capacitance and voltage of the tested unit of experiment 1 through two-way scan.
- FIG. 15 is a photograph of a tested device under a scanning electron microscope according to experiment 2.
- FIG. 16 is a graph showing relationship of capacitance and voltage of the tested unit via two-way scan of experiment 2.
- FIGS. 1 and 2 shows respectively a non-volatile memory according to a preferred embodiment of the present invention.
- the non-volatile memory contains substrate 100 , tunneling layer 102 , dielectric layer 104 , floating gate 106 , control gate 108 , source region 110 a , and drain region 110 b.
- the substrate 100 is, for example, a polysilicon substrate.
- the tunneling layer 102 is disposed on the substrate 100 and is made of silicon oxide or other kind of dielectric.
- the dielectric layer 104 is disposed above the tunneling layer 102 as dielectric layer between the gates.
- the dielectric layer 104 is made of, for example, silicon oxide or other kind of dielectric.
- the floating gate 106 is disposed between the tunneling layer 102 and the dielectric layer 104 .
- the floating gate 106 consists of a film, a semiconductor film for example, containing a semiconductor component.
- the floating gate 106 consists of nano-dots 112 containing a semiconductor component, wherein the nano-dots 112 are, for example, semiconductor oxide nano-dots or semiconductor nano-dots.
- the nano-dots refer to particles in the size of nanometer.
- the semiconductor components of the floating gate 106 include Group II elements, Group III elements, Group IV elements, Group V elements, Group VI elements, or compounds of the above elements.
- Group II elements stand for elements of Group IIB in the periodic table, including zinc (Zn), cadmium (Cd) and mercury (Hg);
- Group III elements stand for elements of Group IIIA in the periodic table, including boron (B), aluminum (Ai), gallium (Ga), indium (In) and thallium (Tl);
- Group IV elements stand for elements of Group IVA in the periodic table, including carbon (C), silicon (Si), germanium (Ge), Tin (Sn) and lead (Pd);
- Group V elements stand for VA elements in the periodic table, including nitrogen (N), phosphorus (P), arsenic (As), antimony (Sb) and bismuth (Bi);
- Group VI elements stand for Group VIA elements in the periodic table, including oxygen (O), sulfur (S), selenium (Se), tellurium (Te) and polonium (Po); and the compounds of the foregoing elements include semiconductor compounds of Group III and V elements, for example, gallium arsenide (Ga
- control gate 108 is disposed above the dielectric layer 104 , while the source region 110 a and the drain region 110 b are disposed respectively on two sides of the control gate 108 in the substrate 100 .
- the source region 110 a and the drain region 110 b are, for example, doped regions containing n-type dopant.
- nano-dots or film containing a semiconductor component is used as charge storing unit of the floating gate.
- the nano-dots or film such as semiconductor oxide film, semiconductor oxide nano-dots, or semiconductor nano-dots, is of insolating and non-continuous.
- non-volatile memory is described with examples of memory with a staged gate structure.
- the memory of this invention include other type of memory with different structures, such as memory with segregate gates, memory with erasing gate and/or selecting gate, so long as the floating gate of this invention is used.
- FIGS. 3A and 3B A first preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in FIGS. 3A and 3B .
- a tunneling layer 202 is formed on a substrate 200 .
- the substrate 200 is a silicon substrate for example, while the tunneling layer 202 is made of silicon oxide or other kind of dielectric, and is formed via a process such as thermal oxidation or chemical vapor deposition.
- the tunneling layer 202 of silicon oxide is formed, for example, via dry oxidative deposition of a film of about 5 nm in a chemical vapor deposition chamber at 925° C. under normal pressure.
- a semiconductor oxide layer 204 is then formed on the tunneling layer 202 .
- the semiconductor oxide layer 204 is a film used as a floating gate.
- the semiconductor oxide refers to element semiconductor or compound semiconductor.
- the semiconductor oxide layer 204 contains semiconductor components, which include Group II elements, Group III elements, Group IV elements, Group V elements, Group VI elements, or compounds of the above elements (for example, compound semiconductor of Group III and V elements, or compound semiconductor of Group II and VI elements).
- the preferred semiconductor components include Ge, As, GaAs. GaP, InP, CdS, ZnS, and ZnSe.
- the semiconductor oxide layer 204 is made of Germanium oxide, and is formed, for example, via a process of physical vapor deposition or chemical vapor deposition.
- the process is carried out at a temperature of, for example, between 100 to 1000° C., and under a pressure of, for example, between 1 to 500 mTorr.
- the process of chemical vapor deposition can be, for example, low-pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, high-density plasma chemical vapor deposition, or ultrahigh-vacuum chemical vapor deposition.
- a dielectric layer 206 is formed on the semiconductor oxide layer 204 to be used as dielectric layer between gates.
- the dielectric layer 206 is made of, for example, silicon oxide, and is formed via a process of, for example, chemical vapor deposition.
- the dielectric layer 206 can be also made of other kind of dielectric or composite dielectric consisting of one or more layers of dielectric materials (e.g., composite layers of SiO 2 /SiN/SiO 2 or SiN/SiO 2 ).
- a conductive layer 208 is subsequently formed on the dielectric layer 206 , while the conductive layer 208 is made of, for example, doped polysilicon, and is formed via a process of, for example, chemical vapor deposition.
- a dielectric layer 206 a , semiconductor oxide layer 204 a and tunneling layer 202 a are formed after a step of patterning the conductive layer 208 for forming a control gate 208 a , and a subsequent step of removing the dielectric layer 206 , the semiconductor oxide layer 204 and the tunneling layer 202 that are not covered by the control gate 208 a .
- a source region 210 a and a drain region 210 b are formed in the substrate 200 on two sides of the control gate 208 a , respectively.
- the source region 210 a and the drain 210 b are formed via a process of, for example, ion implantation for implanting n-type or other type of dopant.
- the subsequent steps to finish the process of manufacturing the memory are commonly known and thus are omitted here.
- the semiconductor oxide layer 204 can be alternatively formed such that the layer contains a plurality of semiconductor oxide nano-dots 300 as shown in FIG. 4A .
- the corresponding non-volatile memory formed via aforementioned manufacturing processes is shown in FIG. 4B .
- FIGS. 5A to 5 D A second preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in FIGS. 5A to 5 D.
- a substrate 200 is provided and a tunneling layer 202 is formed thereon.
- a semiconductor silicide layer 400 is then formed on the tunneling layer 202 , wherein the semiconductor silicide refers to silicide of element semiconductor or compound semiconductor.
- the semiconductor silicide layer 400 contains semiconductor components, for example, as described in the first preferred embodiment.
- the semiconductor silicide layer 400 when made of Si 1-x Ge x (0 ⁇ x ⁇ 1), is formed via a process such as physical vapor deposition or chemical vapor deposition, and the process is carried out at a temperature of, for example, between 100 to 1000° C., and under a pressure of, for example, between 1 to 500 mTorr.
- the process of chemical vapor deposition can be, for example, low-pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, high-density plasma chemical vapor deposition, ultrahigh-vacuum chemical vapor deposition.
- the semiconductor silicide layer 400 is formed via a process of, for example, low-pressure chemical vapor deposition, while a layer of Si 1-x Ge x in a thickness of, for example, 20 nm is formed on the tunneling layer 202 .
- the low-pressure chemical vapor deposition is carried out at about 550° C. and under about 460 mTorr, while the process gases are SiH 4 and GeH 4 .
- an oxidation process is then performed to oxidize the semiconductor silicide layer 400 , such that the semiconductor component of the silicide layer 400 is educed and settled on the tunneling layer 202 to form a plurality of semiconductor nano-dots 402 .
- a silicon oxide layer 406 is formed.
- the oxidation process is of, for example, dry oxidation or wet oxidation, and the operating temperature is, for example, between 700 to 1100° C.
- the semiconductor component (Ge atom) is educed through thermal oxidation.
- the semiconductor silicide layer 400 (a film of GeSi) is oxidized to form a dielectric layer 406 (silicon oxide), and the semiconductor component (Ge atom) is simultaneously educed and settled on the tunneling layer 202 to form semiconductor nano-dots 402 .
- the dry thermal oxidation process is carried out at about 900° C.
- a thermal process can be further performed to reduce the partially oxidized semiconductor component (Ge atom) for driving the educing process to completion.
- the thermal process is performed via rapid thermal annealing (RTA) at 950° C. for 30 second for example.
- an additional oxidation process is carried out to convert the semiconductor nano-dots 402 to semiconductor oxide nano-dots 408 .
- the semiconductor oxide nano-dots 408 are used as a floating gate
- the dielectric layer 406 is used as gate partitioning dielectric to separate the semiconductor oxide nano-dots 408 (floating gate) from the subsequently formed control gate.
- This oxidation process is of, for example, wet oxidation, and the operating temperature is about 978° C.
- a conduction layer 208 is then formed on the dielectric layer 406 .
- another dielectric layer (not shown) can be formed on the dielectric layer 406 to be used jointly with the dielectric layer 406 as gate partitioning dielectric and to ensure the isolation between the conduction layer 208 and the semiconductor oxide nano-dots 408 .
- a control gate 208 a portions of the dielectric layer 204 , the semiconductor oxide nano-dots 408 and the tunneling layer 202 that are not covered by the control gate 208 a are removed, and thus dielectric layer 406 a , semiconductor oxide nano-dots 408 a and tunneling layer 202 a are formed. Afterward, a source region 210 a and a drain region 210 b are formed respectively on the two sides of the control gate 208 a in the substrate 200 . The subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity.
- FIGS. 6A to 6 C A third preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in FIGS. 6A to 6 C.
- a substrate 200 is provided, and a tunneling layer 202 is formed thereon.
- a semiconductor layer 500 a thin film, is then formed on the tunneling layer 202 , while the semiconductor layer 500 is made of, for example, the components as mentioned in the first embodiment.
- the semiconductor layer 500 is made of, for example, germanium (Ge) in a thickness of 1 to 10 nm, and is formed, for example, via a process of physical vapor deposition or chemical vapor deposition. The process is carried out at a temperature of, for example, between 100 to 1000° C., and under a pressure of, for example, between 1 to 500 mTorr.
- the process of chemical vapor deposition can be, for example, low-pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, high-density plasma chemical vapor deposition, or ultrahigh-vacuum chemical vapor deposition.
- a silicon layer 502 is consequently formed on the semiconductor layer 500 via a process of, for example, chemical vapor deposition.
- an oxidation process is carried out to convert the semiconductor layer 500 and the silicon layer 502 to a semiconductor oxide layer 504 and a silicon oxide dielectric layer 506 , respectively.
- the semiconductor oxide layer 504 and the silicon oxide dielectric layer 506 can be formed simultaneously during this oxidation process.
- the semiconductor oxide layer 504 is used as a floating gate
- the dielectric layer 506 is used as gate partitioning dielectric to separate the semiconductor oxide layer 504 (floating gate) from a subsequently formed control gate.
- the semiconductor layer 500 is made of germanium (Ge), and the semiconductor oxide layer 504 formed therefrom is of germanium oxide.
- the oxidation process is carried out at a temperature of, for example, between 700 to 1100° C.
- a conduction layer 208 is formed on the dielectric layer 506 .
- another dielectric layer (not shown) can be formed on the dielectric layer 506 , to be used jointly with the dielectric layer 506 as gate partitioning dielectric and to ensure the isolation of the conduction layer 208 and the semiconductor oxide layer 508 .
- a control gate 208 a portions of the dielectric layer 504 , the semiconductor oxide layer 504 and the tunneling layer 202 that are not covered by the control gate 208 a are removed, and thus dielectric layer 506 a , semiconductor oxide layer 504 a and tunneling layer 202 a are formed. Afterward, a source region 210 a and a drain region 210 b are formed respectively on the two sides of the control gate 208 a in the substrate 200 . The subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity.
- the semiconductor oxide layer 500 can be alternatively formed such that the layer contains a plurality of semiconductor oxide nano-dots 600 as shown in FIG. 7A .
- the corresponding non-volatile memory formed via aforementioned manufacturing processes is shown in FIG. 7B .
- FIGS. 8A to 8 C A fourth preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in FIGS. 8A to 8 C.
- a substrate 200 is provided and a tunneling layer 202 is formed thereon.
- a semiconductor layer 500 a thin film, is then formed on the tunneling layer 202 , while the semiconductor layer 500 is made of, for example, the components as mentioned in the first embodiment.
- a dielectric layer 700 is then formed on the semiconductor layer 500 .
- the dielectric layer 700 id made of, for example, silicon oxide, and is formed via a process of, for example, chemical vapor deposition.
- an oxidation annealing process is performed to convert the semiconductor layer 500 to a semiconductor oxide layer 504 .
- the semiconductor oxide layer 504 is used as a floating gate
- the dielectric layer 700 is used as gate partitioning dielectric to separate the semiconductor oxide layer 504 (floating gate) from the subsequently formed control gate.
- the semiconductor layer 500 is made of germanium (Ge), and the semiconductor oxide layer 504 formed therefrom is of germanium oxide.
- the oxidation annealing process is, for example, quartz furnace annealing or rapid thermal annealing process, and is carried out at a temperature of, for example, between 700 to 1100° C.
- conduction layer 208 is formed on the dielectric layer 700 .
- another dielectric layer (not shown) can be formed on the dielectric layer 700 , to be used jointly with the dielectric layer 700 as gate partitioning dielectric and to ensure the isolation of the conduction layer 208 and the semiconductor oxide layer 700 .
- a control gate 208 a portions of the dielectric layer 700 , the semiconductor oxide layer 504 and the tunneling layer 202 that are not covered by the control gate 208 a are removed, and thus dielectric layer 700 a , semiconductor oxide layer 504 a and tunneling layer 202 a are formed. Afterward, a source region 210 a and a drain region 210 b are formed respectively on the two sides of the control gate 208 a in the substrate 200 . The subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity.
- the semiconductor oxide layer 500 can be alternatively formed such that the layer contains a plurality of semiconductor oxide nano-dots 800 as shown in FIG. 9A .
- the corresponding non-volatile memory formed via aforementioned manufacturing processes is shown in FIG. 9B .
- FIGS. 10A to 10 D A fifth preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in FIGS. 10A to 10 D.
- a substrate 200 is provided and a tunneling layer 202 is formed thereon.
- a semiconductor silicide layer 420 is then formed on the tunneling layer 202 .
- the semiconductor silicide refers to silicide of element semiconductor or compound semiconductor.
- the semiconductor silicide layer 420 is made of, for example, the components as mentioned in the first embodiment.
- the semiconductor silicide layer 420 when made of Si 1-x Ge x (0 ⁇ x ⁇ 1), is formed via a process, such as chemical vapor deposition, wherein a germanium silicide layer is formed on the tunneling layer 202 in a thickness of, for example, 20 nm.
- the germanium silicide layer is then patternized.
- the low-pressure chemical vapor deposition is carried out at, for example, between 450 to 650° C. and under about 460 mTorr, while the process gases are SiH 4 and GeH 4 .
- a semiconductor nano-dots educing process is performed so that the semiconductor component of the semiconductor silicide layer 420 is educed and settled on the tunneling layer 202 to form a plurality of semiconductor nano-dots 402 at the time when the dielectric layer 424 is formed.
- the dielectric layer 424 is used for separating the semiconductor nano-dots 422 (floating gate) from a subsequently formed control gate.
- the semiconductor component (Ge atom) is educed through thermal oxidation.
- the semiconductor silicide layer 420 (a film of GeSi) is oxidized to form a dielectric layer 424 (silicon oxide), and the semiconductor component (Ge atom) is simultaneously educed and settled on the tunneling layer 202 to form semiconductor nano-dots 422 .
- the dry oxidation process is carried out at a temperature of, for example, between 800 to 1500° C.
- a thermal process is performed to reduce the partially oxidized semiconductor component (Ge atom) for driving the educing process to completion.
- the thermal process is performed via rapid thermal annealing (RTA) at 800 ⁇ 1500° C. for example.
- RTA rapid thermal annealing
- the semiconductor component educing process is not limited to thermal process but can be other processes such as nitrification.
- a conduction layer 208 is then formed on the dielectric layer 424 .
- another dielectric layer (not shown) can be formed on the dielectric layer 424 to be used jointly with the dielectric layer 424 as gate partitioning dielectric and to ensure the isolation between the conduction layer 208 and the semiconductor nano-dots 422 .
- a source region 210 a and a drain region 210 b are formed respectively on the two sides of the control gate 208 a in the substrate 200 .
- the subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity.
- this invention uses insolating and non-continuous film containing a semiconductor component, such as semiconductor oxide film, semiconductor oxide nano-dots, or semiconductor nano-dots, as the charge-storing unit (floating gate).
- a semiconductor component such as semiconductor oxide film, semiconductor oxide nano-dots, or semiconductor nano-dots
- the charge-storing unit floating gate
- the processes as disclosed in the foregoing embodiments are simple and are compatible with commonly used process equipments, and thus no extra facilities are required.
- the non-volatile memory with the gate structure of this invention can be widely used for fabrication of semiconductor integrated circuits, mobile telephones, notebook computers, USB pocket memory, and IC cards.
- a silicon chip 900 after cleaned with a RCA cleaning agent, is oxidized to form silicon oxide thereon as a tunneling layer 902 .
- a film of germanium silicide is deposited on the tunneling layer 902 , and is then converted through high-temperature oxidation into a silicon dioxide layer 904 , while the germanium atoms are educed and settled on the tunneling layer 902 to form germanium nano-dots (not shown).
- a high-temperature annealing step is performed to drive the germanium nano-dots deducing process to completion.
- Another oxidation process is carried out to convert the germanium nano-dots into germanium oxide nano-dots 906 .
- a control gate 907 is formed on the silicone dioxide layer 907 .
- FIG. 11 is a photograph of a tested unit under a scanning electron microscope. As shown in FIG. 11 , the educed germanium oxide nano-dots 906 are 5 ⁇ 5.5 nm in diameter, and the nano-dots are separated from each other.
- FIG. 12 is an absorption spectrum of the tested unit obtained by using an X-ray absorption near edge spectrometry (XANES).
- XANES X-ray absorption near edge spectrometry
- Three types of control materials are germanium powder (curve 908 ), germanium oxide powder (curve 910 ), and Si 0.8 Ge 0.2 epitaxy film (curve 912 ).
- the X-ray absorption position for germanium oxide nano-dots (curve 914 ) is the same as that for germanium oxide powder (curve 910 ), which confirms that the nano-dots on the tunneling layer are of germanium oxide.
- FIG. 13 shows energy bands of write and erase operations when nano-dots of germanium oxide are used as the floating gate of the memory. It is known from FIG. 13 that the charge (e ⁇ ), after passing the tunneling, will be stored at the interfacial defective spots 916 at the interfaces between the germanium oxide nano-dots 906 and the tunneling layer 902 as well as between the germanium oxide nano-dots 906 and the control gate 907 .
- FIG. 14 illustrates relationship of capacitance and voltage of the tested unit through two-way scan.
- the tested unit is scanned from 5 V to ⁇ 5V and then scanned backwards.
- the curves of capacitance versus voltage indicate that the deviation of the threshold voltage (i.e., memory window) can reach to 0.45 V under an operating voltage of 5 V.
- the floating gate of this invention can be used in memory devices.
- a silicon chip 920 after cleaned with a RCA cleaning agent, is oxidized to form silicon oxide thereon as a tunneling layer 922 .
- a film of germanium silicide is deposited on the tunneling layer 922 , and is then converted through high-temperature oxidation into a silicon dioxide layer 926 , while the germanium atoms are educed and settled on the tunneling layer 922 to form germanium nano-dots 924 .
- a high-temperature annealing step is performed to drive the germanium nano-dots deducing process to completion.
- a conduction layer is subsequently formed on silicon dioxide of the tunneling layer 922 .
- FIG. 15 is a photograph of a tested unit under a scanning electron microscope.
- the educed germanium nano-dots 924 are about 5.5 nm in diameter.
- the germanium nano-dots 924 are settled on the tunneling layer 922 with a thickness of about 4.5 nm, and the germanium nano-dots 924 are separated from each other. Further, the germanium nano-dots 924 , as deposited on the tunneling layer 922 , have a density of about 6.2 ⁇ 10 11 /cm 2 .
- FIG. 16 illustrates relationship of capacitance and voltage of the tested unit through two-way scan.
- the curves of capacitance versus voltage indicate that the deviation of the threshold voltage can reach to 0.42 V under an operating voltage of 5 V. Such a deviation is big enough to be used for differentiating the date value 0 and 1 of a logical circuit.
- the floating gate of this invention can be used in memory devices.
Abstract
A method of manufacturing a floating gate is provided. The method includes the steps of forming a tunneling layer on a substrate, and forming a film layer containing a semiconductor component on the tunneling layer. The film layer consists of a semiconductor film or nano-dots.
Description
- This application claims the priority benefit of Taiwan application serial no. 92130674, filed Nov. 3, 2003 and Taiwan application serial no. 93118989, filed Jun. 29, 2004.
- 1. Field of the Invention
- The present invention relates to a memory device, and more particularly to a non-volatile memory and a method of manufacturing a floating gate.
- 2. Description of the Related Art
- Electronically erasable and programmable read only memory (EEPROM), among various of non-volatile memory devices, is suitable of performing multiple operations of writing, read and erasure, and is non-volatile even when power is off. As a result, EEPROM becomes a type of memory device widely used in personal computers and other electronic equipments.
- In a EEPROM, doped polysilicon is conventionally used for fabricating a floating gate and a control gate. A dielectric layer is used to separate the floating gate from the control gate, while a tunneling layer is used to separate the floating gate from the substrate. When an operation of data writing/erasing is performed on the EEPROM, a bias voltage is applied on the control gate, the source region and the drain region so as to inject charges into the floating gate or withdraw charges from the floating gate. When data is read from the memory, an operating voltage is applied on the floating gate, and because the threshold voltage of the floating gate has been changed in the earlier write/erase operation, the difference of the threshold voltages can be used for differentiating the data value of 0 and 1.
- Because the floating gate is made of a semiconductor material (e.g., polysilicon), electrons injected in the floating gate will be uniformly distributed in the entire layer of the floating gate. Upon multiple operations, if defects exist in the tunneling oxide layer below the layer of the polysilicon floating gate, electric leakage may easily occur to affect the device reliability. As a result, the thickness of the tunneling oxide layer cannot be reduced and a desirable lower operating voltage is hard to be obtained.
- In view of the above, the present invention is directed to a method of manufacturing a floating gate, which can be employed to enhance reliability of memory devices.
- The present invention is further directed to a non-volatile memory to solving the problems of that the operating voltage is too high and that the tunneling layer is too thick associated with the conventional floating gate.
- To achieve the above and other objectives, the present invention provides a method of manufacturing a floating gate. A tunneling layer is formed on a substrate, and a film layer containing a semiconductor component is then formed on the tunneling layer. Wherein, the film layer consists of semiconductor nano-dots or film.
- This invention also provides a non-volatile memory including a tunneling layer, a dielectric layer, a floating gate, a control gate, a source region, and a drain region. Wherein, the tunneling layer is disposed on a substrate; the dielectric layer is disposed between the tunneling layer and the dielectric layer, while the tunneling layer contains a semiconductor component and consists of a semiconductor nano-dot or film; the control gate is disposed on the dielectric layer; and the source region and the drain region are disposed respectively on two sides of the control gate in the substrate.
- In this invention, since the nano-dots or film containing a semiconductor component is used as an charge storing unit, when defects exist in the tunneling layer, only the charge of the nano-dots or film near the defective portion will be lost while the charge in other portions remains, so that the reliability of the device can be enhanced. In addition, even if the thickness of the tunneling layer is reduced, the reliability of the device will not be reduced, and thus the operating voltage can be lowered and the speed of write/erase operation can be increased.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- Preferred embodiments of the present invention will now be described with reference to the accompanying drawings.
-
FIG. 1 is a sectional view showing a non-volatile memory according to a preferred embodiment of the present invention. -
FIG. 2 is a sectional view showing a non-volatile memory according to another preferred embodiment of the present invention. -
FIGS. 3A and 3B are sectional views showing a method of manufacturing a non-volatile memory according to a first preferred embodiment of the present invention. -
FIGS. 4A and 4B are sectional views showing a method of manufacturing another non-volatile memory according to the first preferred embodiment of the present invention. -
FIGS. 5A to 5D are sectional views showing a method of manufacturing a non-volatile memory according to a second preferred embodiment of the present invention. -
FIGS. 6A to 6C are sectional views showing a method of manufacturing a non-volatile memory according to a third preferred embodiment of the present invention. -
FIGS. 7A and 7B are sectional views showing a method of manufacturing another non-volatile memory according to the third preferred embodiment of the present invention. -
FIGS. 8A to 8C are sectional views showing a method of manufacturing a non-volatile memory according to a forth preferred embodiment of the present invention. -
FIGS. 9A and 9B are sectional views showing a method of manufacturing another non-volatile memory according to the forth preferred embodiment of the present invention. -
FIGS. 10A to 10D are sectional views showing a method of manufacturing a non-volatile memory according to a fifth preferred embodiment of the present invention. -
FIG. 11 is a photograph of a tested unit under a scanning electron microscope according toexperiment 1. -
FIG. 12 is an absorption spectrum of a tested unit obtained by using an X-ray absorption near edge spectrometry according toexperiment 2. -
FIG. 13 shows sketches of energy bands of write and erase operations when nano-dots of germanium oxide are used as the floating gate of the memory according toexperiment 1. -
FIG. 14 is a graph showing relationship of capacitance and voltage of the tested unit ofexperiment 1 through two-way scan. -
FIG. 15 is a photograph of a tested device under a scanning electron microscope according toexperiment 2. -
FIG. 16 is a graph showing relationship of capacitance and voltage of the tested unit via two-way scan ofexperiment 2. - Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings.
-
FIGS. 1 and 2 shows respectively a non-volatile memory according to a preferred embodiment of the present invention. Referring toFIG. 1 , the non-volatile memory containssubstrate 100,tunneling layer 102,dielectric layer 104,floating gate 106,control gate 108, source region 110 a, anddrain region 110 b. - Wherein, the
substrate 100 is, for example, a polysilicon substrate. Thetunneling layer 102 is disposed on thesubstrate 100 and is made of silicon oxide or other kind of dielectric. Thedielectric layer 104 is disposed above thetunneling layer 102 as dielectric layer between the gates. Thedielectric layer 104 is made of, for example, silicon oxide or other kind of dielectric. - The
floating gate 106 is disposed between thetunneling layer 102 and thedielectric layer 104. In one preferred embodiment as shown inFIG. 1 , the floatinggate 106 consists of a film, a semiconductor film for example, containing a semiconductor component. In another preferred embodiment as shown inFIG. 2 , the floatinggate 106 consists of nano-dots 112 containing a semiconductor component, wherein the nano-dots 112 are, for example, semiconductor oxide nano-dots or semiconductor nano-dots. Here, the nano-dots refer to particles in the size of nanometer. The semiconductor components of the floatinggate 106 include Group II elements, Group III elements, Group IV elements, Group V elements, Group VI elements, or compounds of the above elements. Here, Group II elements stand for elements of Group IIB in the periodic table, including zinc (Zn), cadmium (Cd) and mercury (Hg); Group III elements stand for elements of Group IIIA in the periodic table, including boron (B), aluminum (Ai), gallium (Ga), indium (In) and thallium (Tl); Group IV elements stand for elements of Group IVA in the periodic table, including carbon (C), silicon (Si), germanium (Ge), Tin (Sn) and lead (Pd); Group V elements stand for VA elements in the periodic table, including nitrogen (N), phosphorus (P), arsenic (As), antimony (Sb) and bismuth (Bi); Group VI elements stand for Group VIA elements in the periodic table, including oxygen (O), sulfur (S), selenium (Se), tellurium (Te) and polonium (Po); and the compounds of the foregoing elements include semiconductor compounds of Group III and V elements, for example, gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), cadmium sulfide (CdS), zinc sulfide (ZnS) or zinc selenide (ZnSe). - In addition, the
control gate 108 is disposed above thedielectric layer 104, while the source region 110 a and thedrain region 110 b are disposed respectively on two sides of thecontrol gate 108 in thesubstrate 100. Wherein, the source region 110 a and thedrain region 110 b are, for example, doped regions containing n-type dopant. - In this invention, nano-dots or film containing a semiconductor component is used as charge storing unit of the floating gate. The nano-dots or film, such as semiconductor oxide film, semiconductor oxide nano-dots, or semiconductor nano-dots, is of insolating and non-continuous. As a result, when defects exist in the tunneling layer, only the charge of the nano-dots or film near the defective portion will be lost while the charge in other portions will remain, so that the reliability of the device can be enhanced. In addition, even if the thickness of the tunneling layer is reduced, the reliability of the device will not be reduced, and thus the operating voltage can be lowered and the speed of write/erase operation can be increased.
- The aforementioned non-volatile memory is described with examples of memory with a staged gate structure. However, the memory of this invention include other type of memory with different structures, such as memory with segregate gates, memory with erasing gate and/or selecting gate, so long as the floating gate of this invention is used.
- The following are some embodiments describing a method of manufacturing the non-volatile memory, which should not be construed as a limitation upon the scope of the present invention. The same reference numbers are used in the drawings to refer the same or like parts, and description of these parts will be omitted for simplicity.
- First Embodiment
- A first preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in
FIGS. 3A and 3B . - Referring to
FIG. 3A , atunneling layer 202 is formed on asubstrate 200. Thesubstrate 200 is a silicon substrate for example, while thetunneling layer 202 is made of silicon oxide or other kind of dielectric, and is formed via a process such as thermal oxidation or chemical vapor deposition. In this embodiment, thetunneling layer 202 of silicon oxide is formed, for example, via dry oxidative deposition of a film of about 5 nm in a chemical vapor deposition chamber at 925° C. under normal pressure. - A
semiconductor oxide layer 204 is then formed on thetunneling layer 202. Thesemiconductor oxide layer 204 is a film used as a floating gate. Here, the semiconductor oxide refers to element semiconductor or compound semiconductor. Thesemiconductor oxide layer 204 contains semiconductor components, which include Group II elements, Group III elements, Group IV elements, Group V elements, Group VI elements, or compounds of the above elements (for example, compound semiconductor of Group III and V elements, or compound semiconductor of Group II and VI elements). The preferred semiconductor components include Ge, As, GaAs. GaP, InP, CdS, ZnS, and ZnSe. In this embodiment, thesemiconductor oxide layer 204 is made of Germanium oxide, and is formed, for example, via a process of physical vapor deposition or chemical vapor deposition. The process is carried out at a temperature of, for example, between 100 to 1000° C., and under a pressure of, for example, between 1 to 500 mTorr. The process of chemical vapor deposition can be, for example, low-pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, high-density plasma chemical vapor deposition, or ultrahigh-vacuum chemical vapor deposition. - Next, a
dielectric layer 206 is formed on thesemiconductor oxide layer 204 to be used as dielectric layer between gates. Thedielectric layer 206 is made of, for example, silicon oxide, and is formed via a process of, for example, chemical vapor deposition. Of course, thedielectric layer 206 can be also made of other kind of dielectric or composite dielectric consisting of one or more layers of dielectric materials (e.g., composite layers of SiO2/SiN/SiO2 or SiN/SiO2). Aconductive layer 208 is subsequently formed on thedielectric layer 206, while theconductive layer 208 is made of, for example, doped polysilicon, and is formed via a process of, for example, chemical vapor deposition. - Referring further to
FIG. 3B , adielectric layer 206 a,semiconductor oxide layer 204 a andtunneling layer 202 a are formed after a step of patterning theconductive layer 208 for forming acontrol gate 208 a, and a subsequent step of removing thedielectric layer 206, thesemiconductor oxide layer 204 and thetunneling layer 202 that are not covered by thecontrol gate 208 a. Next, asource region 210 a and adrain region 210 b are formed in thesubstrate 200 on two sides of thecontrol gate 208 a, respectively. Wherein, thesource region 210 a and thedrain 210 b are formed via a process of, for example, ion implantation for implanting n-type or other type of dopant. The subsequent steps to finish the process of manufacturing the memory are commonly known and thus are omitted here. - It is worthy of notice that the
semiconductor oxide layer 204 can be alternatively formed such that the layer contains a plurality of semiconductor oxide nano-dots 300 as shown inFIG. 4A . The corresponding non-volatile memory formed via aforementioned manufacturing processes is shown inFIG. 4B . - Second Embodiment
- A second preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in
FIGS. 5A to 5D. - Referring first to
FIG. 5A , asubstrate 200 is provided and atunneling layer 202 is formed thereon. Asemiconductor silicide layer 400 is then formed on thetunneling layer 202, wherein the semiconductor silicide refers to silicide of element semiconductor or compound semiconductor. Thesemiconductor silicide layer 400 contains semiconductor components, for example, as described in the first preferred embodiment. Thesemiconductor silicide layer 400, when made of Si1-xGex (0<x<1), is formed via a process such as physical vapor deposition or chemical vapor deposition, and the process is carried out at a temperature of, for example, between 100 to 1000° C., and under a pressure of, for example, between 1 to 500 mTorr. The process of chemical vapor deposition can be, for example, low-pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, high-density plasma chemical vapor deposition, ultrahigh-vacuum chemical vapor deposition. In this embodiment, thesemiconductor silicide layer 400 is formed via a process of, for example, low-pressure chemical vapor deposition, while a layer of Si1-xGex in a thickness of, for example, 20 nm is formed on thetunneling layer 202. The low-pressure chemical vapor deposition is carried out at about 550° C. and under about 460 mTorr, while the process gases are SiH4 and GeH4. - Referring to
FIG. 5B , an oxidation process is then performed to oxidize thesemiconductor silicide layer 400, such that the semiconductor component of thesilicide layer 400 is educed and settled on thetunneling layer 202 to form a plurality of semiconductor nano-dots 402. Thus, asilicon oxide layer 406 is formed. The oxidation process is of, for example, dry oxidation or wet oxidation, and the operating temperature is, for example, between 700 to 1100° C. In this embodiment, the semiconductor component (Ge atom) is educed through thermal oxidation. Particularly in a dry thermal oxidation process for example, the semiconductor silicide layer 400 (a film of GeSi) is oxidized to form a dielectric layer 406 (silicon oxide), and the semiconductor component (Ge atom) is simultaneously educed and settled on thetunneling layer 202 to form semiconductor nano-dots 402. In this embodiment, the dry thermal oxidation process is carried out at about 900° C. - After the foregoing oxidation process, a thermal process can be further performed to reduce the partially oxidized semiconductor component (Ge atom) for driving the educing process to completion. In this embodiment, the thermal process is performed via rapid thermal annealing (RTA) at 950° C. for 30 second for example.
- Referring next to
FIG. 5C , an additional oxidation process is carried out to convert the semiconductor nano-dots 402 to semiconductor oxide nano-dots 408. Here, the semiconductor oxide nano-dots 408 are used as a floating gate, and thedielectric layer 406 is used as gate partitioning dielectric to separate the semiconductor oxide nano-dots 408 (floating gate) from the subsequently formed control gate. This oxidation process is of, for example, wet oxidation, and the operating temperature is about 978° C. - A
conduction layer 208 is then formed on thedielectric layer 406. Of course, before the formation of theconduction layer 208, another dielectric layer (not shown) can be formed on thedielectric layer 406 to be used jointly with thedielectric layer 406 as gate partitioning dielectric and to ensure the isolation between theconduction layer 208 and the semiconductor oxide nano-dots 408. - Referring further to
FIG. 5D , after theconduction layer 208 is patternized to form acontrol gate 208 a, portions of thedielectric layer 204, the semiconductor oxide nano-dots 408 and thetunneling layer 202 that are not covered by thecontrol gate 208 a are removed, and thusdielectric layer 406 a, semiconductor oxide nano-dots 408 a andtunneling layer 202 a are formed. Afterward, asource region 210 a and adrain region 210 b are formed respectively on the two sides of thecontrol gate 208 a in thesubstrate 200. The subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity. - Third Embodiment
- A third preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in
FIGS. 6A to 6C. - Referring first to
FIG. 6A , asubstrate 200 is provided, and atunneling layer 202 is formed thereon. Asemiconductor layer 500, a thin film, is then formed on thetunneling layer 202, while thesemiconductor layer 500 is made of, for example, the components as mentioned in the first embodiment. In this embodiment, thesemiconductor layer 500 is made of, for example, germanium (Ge) in a thickness of 1 to 10 nm, and is formed, for example, via a process of physical vapor deposition or chemical vapor deposition. The process is carried out at a temperature of, for example, between 100 to 1000° C., and under a pressure of, for example, between 1 to 500 mTorr. The process of chemical vapor deposition can be, for example, low-pressure chemical vapor deposition, plasma enhanced chemical vapor deposition, high-density plasma chemical vapor deposition, or ultrahigh-vacuum chemical vapor deposition. As shown inFIG. 6A , asilicon layer 502 is consequently formed on thesemiconductor layer 500 via a process of, for example, chemical vapor deposition. - Referring next to
FIG. 6B , an oxidation process is carried out to convert thesemiconductor layer 500 and thesilicon layer 502 to asemiconductor oxide layer 504 and a silicon oxide dielectric layer 506, respectively. Particularly, thesemiconductor oxide layer 504 and the silicon oxide dielectric layer 506 can be formed simultaneously during this oxidation process. Here, thesemiconductor oxide layer 504 is used as a floating gate, and the dielectric layer 506 is used as gate partitioning dielectric to separate the semiconductor oxide layer 504 (floating gate) from a subsequently formed control gate. In this embodiment, thesemiconductor layer 500 is made of germanium (Ge), and thesemiconductor oxide layer 504 formed therefrom is of germanium oxide. The oxidation process is carried out at a temperature of, for example, between 700 to 1100° C. - Next, a
conduction layer 208 is formed on the dielectric layer 506. Of course, before the formation of theconduction layer 208, another dielectric layer (not shown) can be formed on the dielectric layer 506, to be used jointly with the dielectric layer 506 as gate partitioning dielectric and to ensure the isolation of theconduction layer 208 and the semiconductor oxide layer 508. - Referring further to
FIG. 6C , after theconduction layer 208 is patternized to form acontrol gate 208 a, portions of thedielectric layer 504, thesemiconductor oxide layer 504 and thetunneling layer 202 that are not covered by thecontrol gate 208 a are removed, and thusdielectric layer 506 a,semiconductor oxide layer 504 a andtunneling layer 202 a are formed. Afterward, asource region 210 a and adrain region 210 b are formed respectively on the two sides of thecontrol gate 208 a in thesubstrate 200. The subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity. - It is worthy of notice that the
semiconductor oxide layer 500 can be alternatively formed such that the layer contains a plurality of semiconductor oxide nano-dots 600 as shown inFIG. 7A . The corresponding non-volatile memory formed via aforementioned manufacturing processes is shown inFIG. 7B . - Fourth Embodiment
- A fourth preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in
FIGS. 8A to 8C. - Referring first to
FIG. 8A , asubstrate 200 is provided and atunneling layer 202 is formed thereon. Asemiconductor layer 500, a thin film, is then formed on thetunneling layer 202, while thesemiconductor layer 500 is made of, for example, the components as mentioned in the first embodiment. - A
dielectric layer 700 is then formed on thesemiconductor layer 500. Wherein, thedielectric layer 700 id made of, for example, silicon oxide, and is formed via a process of, for example, chemical vapor deposition. - Referring next to
FIG. 8B , an oxidation annealing process is performed to convert thesemiconductor layer 500 to asemiconductor oxide layer 504. Here, thesemiconductor oxide layer 504 is used as a floating gate, and thedielectric layer 700 is used as gate partitioning dielectric to separate the semiconductor oxide layer 504 (floating gate) from the subsequently formed control gate. In this embodiment, thesemiconductor layer 500 is made of germanium (Ge), and thesemiconductor oxide layer 504 formed therefrom is of germanium oxide. The oxidation annealing process is, for example, quartz furnace annealing or rapid thermal annealing process, and is carried out at a temperature of, for example, between 700 to 1100° C. - Next,
conduction layer 208 is formed on thedielectric layer 700. Of course, before the formation of theconduction layer 208, another dielectric layer (not shown) can be formed on thedielectric layer 700, to be used jointly with thedielectric layer 700 as gate partitioning dielectric and to ensure the isolation of theconduction layer 208 and thesemiconductor oxide layer 700. - Referring further to
FIG. 8C , after theconduction layer 208 is patternized to form acontrol gate 208 a, portions of thedielectric layer 700, thesemiconductor oxide layer 504 and thetunneling layer 202 that are not covered by thecontrol gate 208 a are removed, and thusdielectric layer 700 a,semiconductor oxide layer 504 a andtunneling layer 202 a are formed. Afterward, asource region 210 a and adrain region 210 b are formed respectively on the two sides of thecontrol gate 208 a in thesubstrate 200. The subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity. - It is worthy of notice that the
semiconductor oxide layer 500 can be alternatively formed such that the layer contains a plurality of semiconductor oxide nano-dots 800 as shown inFIG. 9A . The corresponding non-volatile memory formed via aforementioned manufacturing processes is shown inFIG. 9B . - Fifth Embodiment
- A fifth preferred embodiment of method of manufacturing the non-volatile memory of this invention is illustrated in
FIGS. 10A to 10D. - Referring first to
FIG. 10A , asubstrate 200 is provided and atunneling layer 202 is formed thereon. Asemiconductor silicide layer 420 is then formed on thetunneling layer 202. Here, the semiconductor silicide refers to silicide of element semiconductor or compound semiconductor. Thesemiconductor silicide layer 420 is made of, for example, the components as mentioned in the first embodiment. In this embodiment, thesemiconductor silicide layer 420, when made of Si1-xGex (0<x<1), is formed via a process, such as chemical vapor deposition, wherein a germanium silicide layer is formed on thetunneling layer 202 in a thickness of, for example, 20 nm. The germanium silicide layer is then patternized. The low-pressure chemical vapor deposition is carried out at, for example, between 450 to 650° C. and under about 460 mTorr, while the process gases are SiH4 and GeH4. - Referring next to
FIG. 10B , a semiconductor nano-dots educing process is performed so that the semiconductor component of thesemiconductor silicide layer 420 is educed and settled on thetunneling layer 202 to form a plurality of semiconductor nano-dots 402 at the time when thedielectric layer 424 is formed. Wherein, thedielectric layer 424 is used for separating the semiconductor nano-dots 422 (floating gate) from a subsequently formed control gate. In this embodiment, the semiconductor component (Ge atom) is educed through thermal oxidation. Particularly in a dry thermal oxidation process for example, the semiconductor silicide layer 420 (a film of GeSi) is oxidized to form a dielectric layer 424 (silicon oxide), and the semiconductor component (Ge atom) is simultaneously educed and settled on thetunneling layer 202 to form semiconductor nano-dots 422. The dry oxidation process is carried out at a temperature of, for example, between 800 to 1500° C. Afterward, a thermal process is performed to reduce the partially oxidized semiconductor component (Ge atom) for driving the educing process to completion. The thermal process is performed via rapid thermal annealing (RTA) at 800˜1500° C. for example. Of course, the semiconductor component educing process is not limited to thermal process but can be other processes such as nitrification. - Referring to
FIG. 10C , aconduction layer 208 is then formed on thedielectric layer 424. Of course, before the formation of theconduction layer 208, another dielectric layer (not shown) can be formed on thedielectric layer 424 to be used jointly with thedielectric layer 424 as gate partitioning dielectric and to ensure the isolation between theconduction layer 208 and the semiconductor nano-dots 422. - Referring further to
FIG. 10D , after theconduction layer 208 is patternized to form acontrol gate 208 a, portions of thedielectric layer 424, the semiconductor nano-dots 422 and thetunneling layer 202 that are not covered by thecontrol gate 208 a are removed. Afterward, asource region 210 a and adrain region 210 b are formed respectively on the two sides of thecontrol gate 208 a in thesubstrate 200. The subsequent processes to complete the fabrication of the memory are commonly known and thus are omitted here for simplicity. - As known from the above, this invention uses insolating and non-continuous film containing a semiconductor component, such as semiconductor oxide film, semiconductor oxide nano-dots, or semiconductor nano-dots, as the charge-storing unit (floating gate). As a result, when defects exist in the tunneling layer, only the charge of the nano-dot or film near the defective portion will be lost while the charge in other portions will remain, so that the reliability of the device can be enhanced. In addition, even if the thickness of the tunneling layer is reduced, the reliability of the device will not be reduced, and thus the operating voltage can be lowered and the speed of write/erase operation can be increased.
- On the other hand, the processes as disclosed in the foregoing embodiments are simple and are compatible with commonly used process equipments, and thus no extra facilities are required. In addition, the non-volatile memory with the gate structure of this invention can be widely used for fabrication of semiconductor integrated circuits, mobile telephones, notebook computers, USB pocket memory, and IC cards.
- It should be noted that the above-mentioned process parameters are exemplary and should not be construed as limitations on the scope of this invention. The parameters may be varied according to actual conditions of the processes.
- Next, this invention is further described in the following examples of preparing tested units and performing tests thereon.
-
Experiment 1 - Preparation of Tested Unit: A
silicon chip 900, after cleaned with a RCA cleaning agent, is oxidized to form silicon oxide thereon as atunneling layer 902. A film of germanium silicide is deposited on thetunneling layer 902, and is then converted through high-temperature oxidation into asilicon dioxide layer 904, while the germanium atoms are educed and settled on thetunneling layer 902 to form germanium nano-dots (not shown). Next, a high-temperature annealing step is performed to drive the germanium nano-dots deducing process to completion. Another oxidation process is carried out to convert the germanium nano-dots into germanium oxide nano-dots 906. Afterward, acontrol gate 907 is formed on thesilicone dioxide layer 907. -
FIG. 11 is a photograph of a tested unit under a scanning electron microscope. As shown inFIG. 11 , the educed germanium oxide nano-dots 906 are 5˜5.5 nm in diameter, and the nano-dots are separated from each other. -
FIG. 12 is an absorption spectrum of the tested unit obtained by using an X-ray absorption near edge spectrometry (XANES). Three types of control materials are germanium powder (curve 908), germanium oxide powder (curve 910), and Si0.8Ge0.2 epitaxy film (curve 912). As shown inFIG. 12 , the X-ray absorption position for germanium oxide nano-dots (curve 914) is the same as that for germanium oxide powder (curve 910), which confirms that the nano-dots on the tunneling layer are of germanium oxide. -
FIG. 13 shows energy bands of write and erase operations when nano-dots of germanium oxide are used as the floating gate of the memory. It is known fromFIG. 13 that the charge (e−), after passing the tunneling, will be stored at the interfacialdefective spots 916 at the interfaces between the germanium oxide nano-dots 906 and thetunneling layer 902 as well as between the germanium oxide nano-dots 906 and thecontrol gate 907. - Testing of Tested Unit:
FIG. 14 illustrates relationship of capacitance and voltage of the tested unit through two-way scan. The tested unit is scanned from 5 V to −5V and then scanned backwards. For operations of electron injecting or erasing, the curves of capacitance versus voltage (shown inFIG. 14 ) indicate that the deviation of the threshold voltage (i.e., memory window) can reach to 0.45 V under an operating voltage of 5 V. Such a deviation is big enough to be used for differentiating thedate value -
Experiment 2 - Preparation of Tested Unit: A
silicon chip 920, after cleaned with a RCA cleaning agent, is oxidized to form silicon oxide thereon as atunneling layer 922. A film of germanium silicide is deposited on thetunneling layer 922, and is then converted through high-temperature oxidation into asilicon dioxide layer 926, while the germanium atoms are educed and settled on thetunneling layer 922 to form germanium nano-dots 924. Next, a high-temperature annealing step is performed to drive the germanium nano-dots deducing process to completion. A conduction layer is subsequently formed on silicon dioxide of thetunneling layer 922. -
FIG. 15 is a photograph of a tested unit under a scanning electron microscope. As shown inFIG. 15 , the educed germanium nano-dots 924 are about 5.5 nm in diameter. The germanium nano-dots 924 are settled on thetunneling layer 922 with a thickness of about 4.5 nm, and the germanium nano-dots 924 are separated from each other. Further, the germanium nano-dots 924, as deposited on thetunneling layer 922, have a density of about 6.2×1011/cm2. - Testing of Tested Unit:
FIG. 16 illustrates relationship of capacitance and voltage of the tested unit through two-way scan. For operations of electron injecting or erasing, the curves of capacitance versus voltage (shown inFIG. 14 ) indicate that the deviation of the threshold voltage can reach to 0.42 V under an operating voltage of 5 V. Such a deviation is big enough to be used for differentiating thedate value - It will be apparent to those skilled in the art that various modifications and variations can be made to the structure and process of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (20)
1. A method of manufacturing a floating gate, comprising:
forming a tunneling layer on a substrate; and
forming a film with a semiconductor component, on the tunneling layer,
wherein the film with a semiconductor component consists of nano-dots or a thin film.
2. The method according to claim 1 , wherein the semiconductor component in the film is selected from the group consisting of Group II elements, Group III elements, Group IV elements, Group V elements, Group VI elements, and compounds thereof.
3. The method according to claim 1 , wherein the semiconductor component in the film is selected form the group consisting of germanium (Ge), gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), cadmium sulfide (CdS), zinc sulfide (ZnS), and zinc selenide (ZnSe).
4. The method according to claim 1 , wherein the film with a semiconductor component is a semiconductor oxide layer consisting of nano-dots or a thin film.
5. The method according to claim 4 , wherein the semiconductor oxide layer is formed via physical vapor deposition or chemical vapor deposition.
6. The method according to claim 4 , wherein the process of forming the semiconductor oxide layer comprises:
forming a semiconductor silicide layer on the tunneling layer;
performing a first oxidation process to oxide the semiconductor silicide layer so that the semiconductor component in the semiconductor silicide layer is educed and settled on the tunneling layer to form a plurality of semiconductor nano-dots; and
performing a second oxidation process to oxide the semiconductor nano-dots.
7. The method according to claim 6 , wherein the first oxidation step is of dry oxidation or wet oxidation.
8. The method according to claim 6 , the second oxidation step is of wet oxidation.
9. The method according to claim 6 , further comprising, between the first and the second oxidation processes, a thermal process to reduce the partially oxidized semiconductor component so that the semiconductor nano-dots are educed.
10. The method according to claim 4 , further comprising formation of a dielectric layer at the same time when the semiconductor oxide layer is formed.
11. The method according to claim 10 , wherein the semiconductor oxide layer is formed via a process comprising the steps of:
forming a semiconductor layer on the tunneling layer, the semiconductor layer consisting of nano-dots or a thin film;
forming a silicon layer on the semiconductor layer; and
performing an oxidation process to oxidize the semiconductor layer and the silicon layer.
12. The method according to claim 4 , wherein the semiconductor oxide layer is formed via a process comprising the steps of:
forming a semiconductor layer on the tunneling layer, the semiconductor layer consisting of nano-dots or a thin film;
forming a dielectric layer on the semiconductor layer; and
performing an oxidation annealing process to oxidize the semiconductor layer.
13. The method according to claim 1 , wherein the film with a semiconductor component consists of nano-dots or a thin film.
14. The method according to claim 13 , wherein the nano-dots are formed via a process comprising the steps of:
forming a semiconductor silicide layer on the tunneling layer; and
oxidizing the semiconductor silicide layer such that the semiconductor component of the semiconductor silicide layer is educed and settled on the tunneling layer to form the semiconductor nano-dots.
15. The method according to claim 14 , wherein the semiconductor silicide layer on the tunneling layer is formed via physical vapor deposition or chemical vapor deposition.
16. The method according to claim 14 , further comprising the step of:
performing a thermal process to reduce the partially oxidized semiconductor component so that the semiconductor nano-dots are educed.
17. A non-volatile memory comprising:
a tunneling layer disposed on a substrate;
a dielectric layer disposed over the tunneling layer;
a floating gate disposed between the tunneling layer and the dielectric layer,
wherein the floating gate contains a semiconductor component consisting of nano-dots or a thin film;
a control gate disposed on the dielectric layer; and
a source region and a drain region, disposed respectively on two sides of the control gate in the substrate.
18. The non-volatile memory according to claim 17 , wherein the semiconductor component contained in the floating gate is selected from the group consisting of Group II elements, Group III elements, Group IV elements, Group V elements, Group VI elements, and compounds thereof.
19. The non-volatile memory according to claim 17 , wherein the semiconductor component contained in the floating gate is selected from the group consisting of germanium (Ge), gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), cadmium sulfide (CdS), zinc sulfide (ZnS), and zinc selenide (ZnSe).
20. The non-volatile memory according to claim 17 , wherein the floating gate consists of semiconductor oxide film, semiconductor oxide nano-dots, or semiconductor nano-dots.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/162,646 US20060003531A1 (en) | 2003-11-03 | 2005-09-18 | Non-volatile memory and method of manufacturing floating gate |
US11/461,780 US7235443B2 (en) | 2003-11-03 | 2006-08-02 | Non-volatile memory and method of manufacturing floating gate |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW92130674 | 2003-11-03 | ||
TW92130674A TWI231531B (en) | 2003-11-03 | 2003-11-03 | Manufacturing method of nano-dot floating gate, nano-dot flash memory and manufacturing method thereof |
TW93118989 | 2004-06-29 | ||
TW93118989A TWI241690B (en) | 2004-06-29 | 2004-06-29 | Method of manufacturing a floating gate and non-volatile memory |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/162,646 Division US20060003531A1 (en) | 2003-11-03 | 2005-09-18 | Non-volatile memory and method of manufacturing floating gate |
US11/461,780 Division US7235443B2 (en) | 2003-11-03 | 2006-08-02 | Non-volatile memory and method of manufacturing floating gate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050095786A1 true US20050095786A1 (en) | 2005-05-05 |
Family
ID=34555045
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/904,294 Abandoned US20050095786A1 (en) | 2003-11-03 | 2004-11-03 | Non-volatile memory and method of manufacturing floating gate |
US11/162,646 Abandoned US20060003531A1 (en) | 2003-11-03 | 2005-09-18 | Non-volatile memory and method of manufacturing floating gate |
US11/461,780 Expired - Fee Related US7235443B2 (en) | 2003-11-03 | 2006-08-02 | Non-volatile memory and method of manufacturing floating gate |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/162,646 Abandoned US20060003531A1 (en) | 2003-11-03 | 2005-09-18 | Non-volatile memory and method of manufacturing floating gate |
US11/461,780 Expired - Fee Related US7235443B2 (en) | 2003-11-03 | 2006-08-02 | Non-volatile memory and method of manufacturing floating gate |
Country Status (1)
Country | Link |
---|---|
US (3) | US20050095786A1 (en) |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070114572A1 (en) * | 2005-11-19 | 2007-05-24 | Samsung Electronics Co., Ltd. | Gate structure including multi-tunneling layer and method of fabricating the same, non-volatile memory device and method of fabricating the same |
US20070200167A1 (en) * | 2006-02-10 | 2007-08-30 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
US20070221985A1 (en) * | 2006-03-21 | 2007-09-27 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070221971A1 (en) * | 2006-03-21 | 2007-09-27 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
EP1840947A2 (en) * | 2006-03-31 | 2007-10-03 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070228449A1 (en) * | 2006-03-31 | 2007-10-04 | Tamae Takano | Nonvolatile semiconductor memory device |
US20070228453A1 (en) * | 2006-03-31 | 2007-10-04 | Shunpei Yamazaki | Nonvolatile semiconductor memory device |
US20070235793A1 (en) * | 2006-03-21 | 2007-10-11 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070235794A1 (en) * | 2006-03-21 | 2007-10-11 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
JP2007288175A (en) * | 2006-03-21 | 2007-11-01 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
JP2007294911A (en) * | 2006-03-31 | 2007-11-08 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
JP2007294935A (en) * | 2006-03-31 | 2007-11-08 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
JP2007294910A (en) * | 2006-03-31 | 2007-11-08 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
CN100356607C (en) * | 2005-10-19 | 2007-12-19 | 中国科学院上海微系统与信息技术研究所 | Production of sulfur compound phase-variable memory |
US20080017863A1 (en) * | 2006-07-20 | 2008-01-24 | Industrial Technology Research Institute | Memory cell and fabricating method thereof |
US20080121969A1 (en) * | 2006-08-03 | 2008-05-29 | Micron Technology, Inc. | Non-volatile memory cell device and methods |
US20080121976A1 (en) * | 2006-08-03 | 2008-05-29 | Micron Technology, Inc. | Non-volatile memory cell devices and methods |
US20090090952A1 (en) * | 2007-10-03 | 2009-04-09 | Applied Materials, Inc. | Plasma surface treatment for si and metal nanocrystal nucleation |
US20090257283A1 (en) * | 2006-03-31 | 2009-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from nand type nonvolatile memory |
US8432730B2 (en) | 2010-07-28 | 2013-04-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for driving the same |
US8634230B2 (en) | 2011-01-28 | 2014-01-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for driving the same |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7667260B2 (en) * | 2006-08-09 | 2010-02-23 | Micron Technology, Inc. | Nanoscale floating gate and methods of formation |
KR100779566B1 (en) | 2006-12-08 | 2007-11-28 | 한양대학교 산학협력단 | Nano floating gate non-volatile memory device and a fabrication method thereof |
US7687360B2 (en) * | 2006-12-22 | 2010-03-30 | Spansion Llc | Method of forming spaced-apart charge trapping stacks |
KR100907473B1 (en) | 2007-09-20 | 2009-07-10 | 재단법인서울대학교산학협력재단 | Method for formation silicide nanodot and laminated structure formed silicide nanodot |
US8178406B2 (en) * | 2007-10-29 | 2012-05-15 | Freescale Semiconductor, Inc. | Split gate device and method for forming |
KR20090044577A (en) * | 2007-10-31 | 2009-05-07 | 주식회사 하이닉스반도체 | Nonvolatile semicoductor device and method of fabricating the same |
US20090283822A1 (en) * | 2008-05-16 | 2009-11-19 | Promos Technologies Inc. | Non-volatile memory structure and method for preparing the same |
US9230987B2 (en) | 2014-02-20 | 2016-01-05 | Sandisk Technologies Inc. | Multilevel memory stack structure and methods of manufacturing the same |
US9698153B2 (en) | 2013-03-12 | 2017-07-04 | Sandisk Technologies Llc | Vertical NAND and method of making thereof using sequential stack etching and self-aligned landing pad |
US8946023B2 (en) | 2013-03-12 | 2015-02-03 | Sandisk Technologies Inc. | Method of making a vertical NAND device using sequential etching of multilayer stacks |
US9449982B2 (en) | 2013-03-12 | 2016-09-20 | Sandisk Technologies Llc | Method of making a vertical NAND device using a sacrificial layer with air gap and sequential etching of multilayer stacks |
US9515080B2 (en) | 2013-03-12 | 2016-12-06 | Sandisk Technologies Llc | Vertical NAND and method of making thereof using sequential stack etching and landing pad |
US9627403B2 (en) | 2015-04-30 | 2017-04-18 | Sandisk Technologies Llc | Multilevel memory stack structure employing support pillar structures |
US9853043B2 (en) | 2015-08-25 | 2017-12-26 | Sandisk Technologies Llc | Method of making a multilevel memory stack structure using a cavity containing a sacrificial fill material |
US9502471B1 (en) | 2015-08-25 | 2016-11-22 | Sandisk Technologies Llc | Multi tier three-dimensional memory devices including vertically shared bit lines |
US9881929B1 (en) | 2016-10-27 | 2018-01-30 | Sandisk Technologies Llc | Multi-tier memory stack structure containing non-overlapping support pillar structures and method of making thereof |
US10056399B2 (en) | 2016-12-22 | 2018-08-21 | Sandisk Technologies Llc | Three-dimensional memory devices containing inter-tier dummy memory cells and methods of making the same |
US20180331117A1 (en) | 2017-05-12 | 2018-11-15 | Sandisk Technologies Llc | Multilevel memory stack structure with tapered inter-tier joint region and methods of making thereof |
US10283493B1 (en) | 2018-01-17 | 2019-05-07 | Sandisk Technologies Llc | Three-dimensional memory device containing bonded memory die and peripheral logic die and method of making thereof |
US10510738B2 (en) | 2018-01-17 | 2019-12-17 | Sandisk Technologies Llc | Three-dimensional memory device having support-die-assisted source power distribution and method of making thereof |
US10381322B1 (en) | 2018-04-23 | 2019-08-13 | Sandisk Technologies Llc | Three-dimensional memory device containing self-aligned interlocking bonded structure and method of making the same |
US10879260B2 (en) | 2019-02-28 | 2020-12-29 | Sandisk Technologies Llc | Bonded assembly of a support die and plural memory dies containing laterally shifted vertical interconnections and methods for making the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020098653A1 (en) * | 2000-06-29 | 2002-07-25 | Flagan Richard C. | Aerosol process for fabricating discontinuous floating gate microelectronic devices |
US6656792B2 (en) * | 2001-10-19 | 2003-12-02 | Chartered Semiconductor Manufacturing Ltd | Nanocrystal flash memory device and manufacturing method therefor |
US20040219750A1 (en) * | 2003-05-01 | 2004-11-04 | Ting-Chang Chang | Quantum structure and forming method of the same |
US20050072989A1 (en) * | 2003-10-06 | 2005-04-07 | Bawendi Moungi G. | Non-volatile memory device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100294691B1 (en) * | 1998-06-29 | 2001-07-12 | 김영환 | Memory device using multilevel quantum dot structure and method of the same |
JP4056817B2 (en) * | 2002-07-23 | 2008-03-05 | 光正 小柳 | Method for manufacturing nonvolatile semiconductor memory element |
US6962850B2 (en) * | 2003-10-01 | 2005-11-08 | Chartered Semiconductor Manufacturing Ltd. | Process to manufacture nonvolatile MOS memory device |
TWI276206B (en) * | 2003-11-25 | 2007-03-11 | Promos Technologies Inc | Method for fabricating flash memory device and structure thereof |
-
2004
- 2004-11-03 US US10/904,294 patent/US20050095786A1/en not_active Abandoned
-
2005
- 2005-09-18 US US11/162,646 patent/US20060003531A1/en not_active Abandoned
-
2006
- 2006-08-02 US US11/461,780 patent/US7235443B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020098653A1 (en) * | 2000-06-29 | 2002-07-25 | Flagan Richard C. | Aerosol process for fabricating discontinuous floating gate microelectronic devices |
US6656792B2 (en) * | 2001-10-19 | 2003-12-02 | Chartered Semiconductor Manufacturing Ltd | Nanocrystal flash memory device and manufacturing method therefor |
US20040219750A1 (en) * | 2003-05-01 | 2004-11-04 | Ting-Chang Chang | Quantum structure and forming method of the same |
US20050072989A1 (en) * | 2003-10-06 | 2005-04-07 | Bawendi Moungi G. | Non-volatile memory device |
Cited By (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100356607C (en) * | 2005-10-19 | 2007-12-19 | 中国科学院上海微系统与信息技术研究所 | Production of sulfur compound phase-variable memory |
US20070114572A1 (en) * | 2005-11-19 | 2007-05-24 | Samsung Electronics Co., Ltd. | Gate structure including multi-tunneling layer and method of fabricating the same, non-volatile memory device and method of fabricating the same |
EP1818989A3 (en) * | 2006-02-10 | 2010-12-01 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
US20070200167A1 (en) * | 2006-02-10 | 2007-08-30 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
US7723773B2 (en) | 2006-02-10 | 2010-05-25 | Semiconductor Energy Laboratory Co., Ltd | Nonvolatile semiconductor storage device and manufacturing method thereof |
US20100159661A1 (en) * | 2006-02-10 | 2010-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
TWI397993B (en) * | 2006-02-10 | 2013-06-01 | Semiconductor Energy Lab | Nonvolatile semiconductor storage device and manufacturing method thereof |
US8338257B2 (en) | 2006-02-10 | 2012-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
US20070235793A1 (en) * | 2006-03-21 | 2007-10-11 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070235794A1 (en) * | 2006-03-21 | 2007-10-11 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
JP2007288175A (en) * | 2006-03-21 | 2007-11-01 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
US8227863B2 (en) * | 2006-03-21 | 2012-07-24 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US8212302B2 (en) | 2006-03-21 | 2012-07-03 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
EP1837900A3 (en) * | 2006-03-21 | 2008-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
CN101043039B (en) * | 2006-03-21 | 2012-09-05 | 株式会社半导体能源研究所 | Nonvolatile semiconductor memory device |
US8729620B2 (en) | 2006-03-21 | 2014-05-20 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070221971A1 (en) * | 2006-03-21 | 2007-09-27 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7692232B2 (en) | 2006-03-21 | 2010-04-06 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070221985A1 (en) * | 2006-03-21 | 2007-09-27 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20090257283A1 (en) * | 2006-03-31 | 2009-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from nand type nonvolatile memory |
JP2007294911A (en) * | 2006-03-31 | 2007-11-08 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
EP1840947A2 (en) * | 2006-03-31 | 2007-10-03 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
TWI411113B (en) * | 2006-03-31 | 2013-10-01 | Semiconductor Energy Lab | Nonvolatile semiconductor memory device |
EP1840947A3 (en) * | 2006-03-31 | 2008-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070228449A1 (en) * | 2006-03-31 | 2007-10-04 | Tamae Takano | Nonvolatile semiconductor memory device |
US20070228448A1 (en) * | 2006-03-31 | 2007-10-04 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20070228453A1 (en) * | 2006-03-31 | 2007-10-04 | Shunpei Yamazaki | Nonvolatile semiconductor memory device |
JP2007294935A (en) * | 2006-03-31 | 2007-11-08 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
US7786526B2 (en) | 2006-03-31 | 2010-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7842992B2 (en) | 2006-03-31 | 2010-11-30 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device having floating gate that includes two layers |
JP2007294910A (en) * | 2006-03-31 | 2007-11-08 | Semiconductor Energy Lab Co Ltd | Nonvolatile semiconductor memory device |
US8212304B2 (en) | 2006-03-31 | 2012-07-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from NAND type nonvolatile memory |
US8022460B2 (en) * | 2006-03-31 | 2011-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US20110220983A1 (en) * | 2006-03-31 | 2011-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from nand type nonvolatile memory |
US7961525B2 (en) | 2006-03-31 | 2011-06-14 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from NAND type nonvolatile memory |
US8174023B2 (en) * | 2006-07-20 | 2012-05-08 | Industrial Technology Research Institute | Method of fabricating memory cell |
US20090124052A1 (en) * | 2006-07-20 | 2009-05-14 | Industrial Technology Research Institute | Method of fabricating memory cell |
US20080017863A1 (en) * | 2006-07-20 | 2008-01-24 | Industrial Technology Research Institute | Memory cell and fabricating method thereof |
US20080121976A1 (en) * | 2006-08-03 | 2008-05-29 | Micron Technology, Inc. | Non-volatile memory cell devices and methods |
US20110233641A1 (en) * | 2006-08-03 | 2011-09-29 | Micron Technology, Inc. | Non-volatile memory cell devices and methods |
US20080121969A1 (en) * | 2006-08-03 | 2008-05-29 | Micron Technology, Inc. | Non-volatile memory cell device and methods |
US8268692B2 (en) | 2006-08-03 | 2012-09-18 | Micron Technology, Inc. | Non-volatile memory cell devices and methods |
US7955935B2 (en) | 2006-08-03 | 2011-06-07 | Micron Technology, Inc. | Non-volatile memory cell devices and methods |
US20090263962A1 (en) * | 2006-08-03 | 2009-10-22 | Micron Technology, Inc. | Non-volatile memory cell device and methods |
US7560769B2 (en) | 2006-08-03 | 2009-07-14 | Micron Technology, Inc. | Non-volatile memory cell device and methods |
US7897470B2 (en) | 2006-08-03 | 2011-03-01 | Micron Technology, Inc. | Non-volatile memory cell device and methods |
US7846793B2 (en) * | 2007-10-03 | 2010-12-07 | Applied Materials, Inc. | Plasma surface treatment for SI and metal nanocrystal nucleation |
US20090090952A1 (en) * | 2007-10-03 | 2009-04-09 | Applied Materials, Inc. | Plasma surface treatment for si and metal nanocrystal nucleation |
US8432730B2 (en) | 2010-07-28 | 2013-04-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for driving the same |
US8634230B2 (en) | 2011-01-28 | 2014-01-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for driving the same |
Also Published As
Publication number | Publication date |
---|---|
US7235443B2 (en) | 2007-06-26 |
US20060270158A1 (en) | 2006-11-30 |
US20060003531A1 (en) | 2006-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7235443B2 (en) | Non-volatile memory and method of manufacturing floating gate | |
US6285055B1 (en) | Memory device and method of manufacturing the same, and integrated circuit and method of manufacturing semiconductor device | |
US8026136B2 (en) | Methods of forming low hydrogen concentration charge-trapping layer structures for non-volatile memory | |
EP1304730B1 (en) | Manufacturing method of a nanocrystal flash memory | |
KR100784472B1 (en) | A process for fabricating an ono floating-gate electrode in a two-bit eeprom device | |
US7433237B2 (en) | Memory utilizing oxide nanolaminates | |
TWI436455B (en) | Sonos ono stack scaling | |
US20060273377A1 (en) | Nonvolatile memory device and method of manufacturing the same | |
US7279739B2 (en) | Non-volatile semiconductor memory device having nano-dots on a tunnel insulating film | |
EP1353372A1 (en) | Nonvolatile semiconductor memory device and its manufacturing method | |
US7928503B2 (en) | Memory cells | |
CN101681872B (en) | Charge reservoir structure | |
EP0105802A2 (en) | Programmable read only memory | |
US7763511B2 (en) | Dielectric barrier for nanocrystals | |
US20060166435A1 (en) | Synthesis of GE nanocrystal memory cell and using a block layer to control oxidation kinetics | |
US7202128B1 (en) | Method of forming a memory device having improved erase speed | |
US6274903B1 (en) | Memory device having a storage region is constructed with a plurality of dispersed particulates | |
US9337047B2 (en) | Semiconductor device and method of making semiconductor device | |
US6207505B1 (en) | Method for forming high density nonvolatile memories with high capacitive-coupling ratio | |
WO2003052834A1 (en) | Non-volatile memory device with improved data retention and method therefor | |
US7071538B1 (en) | One stack with steam oxide for charge retention | |
WO2008069325A1 (en) | Semiconductor storage device and semiconductor device | |
EP1748473A2 (en) | Non-volatile memory transistor with distributed charge storage sites | |
EP1903602A2 (en) | Non-volatile memory transistor | |
US7732256B2 (en) | Fabrication method of non-volatile memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NATIONAL SUN YAT-SEN UNIVERSITY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, TING-CHANG;YAN, SHUO-TING;LIU, PO-TSUN;AND OTHERS;REEL/FRAME:015324/0759;SIGNING DATES FROM 20041008 TO 20041026 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |