US20050105365A1 - Repair fuse box of semiconductor device - Google Patents
Repair fuse box of semiconductor device Download PDFInfo
- Publication number
- US20050105365A1 US20050105365A1 US10/743,939 US74393903A US2005105365A1 US 20050105365 A1 US20050105365 A1 US 20050105365A1 US 74393903 A US74393903 A US 74393903A US 2005105365 A1 US2005105365 A1 US 2005105365A1
- Authority
- US
- United States
- Prior art keywords
- fuses
- fuse
- fuse box
- signal connecting
- repair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
Definitions
- the present invention relates to a repair fuse box of a semiconductor device and, more specifically, to a repair fuse box having a structure in which a signal line can be drawn out from a repair fuse box without detour.
- redundancy technology which improves a yield by providing redundancy circuits and repairing defective cells using the redundancy circuit, is essential.
- redundancy circuits are provided in the semiconductor devices to prevent decrease of yields of the semiconductor devices due to process defects.
- the functions of the semiconductor devices are not damaged in spite of partial defects, by repairing defective cells using the provided redundancy circuits. That is, by providing a spare memory array as a redundancy circuit and switching a main memory array into the spare memory array when the main memory array is defective, decrease of production yield can be regulated.
- the redundancy circuit comprises a repair address generating circuit.
- a conventional repair address generating circuit has a structure shown in FIG. 1 , and its operation will be explained briefly as follows.
- a fuse set A comprises a plurality of fuses R 0 to R 15 .
- the output Out is changed in accordance with fuse control signals Fuse ⁇ 0 > to Fuse ⁇ 15 > and cutting states of the fuses R 0 to R 15 .
- the fuse control signal Fuse ⁇ 0 > when the fuse control signal Fuse ⁇ 0 > is in a high state and the first fuse R 0 is not cut, the NMOS transistor Q 0 is turned on. Then, an output of a latch 10 is in a high state, and thus an output of the inverter I 1 turns to a low state, so that the output Out turns to a low state. However, when the fuse R 0 is cut, the output Out turns to a low state even if the fuse control signal Fuse ⁇ 0 > turns to a high state.
- the present invention is directed to a repair fuse box of a semiconductor device.
- a repair fuse box of a semiconductor device comprising: a plurality of fuse boxes arranged in a longitudinal direction, each fuse box comprising a plurality of fuses arranged in a transverse direction; signal connecting fuses arranged in each side portion of outermost fuses of the fuses which are selected from the fuses arranged in one or more fuse boxes of the plurality of fuse boxes to construct a unit fuse set and of which one side ends are connected mutually, the signal connecting fuses being connected to the outermost fuses; and metal lines for connecting the signal connecting fuses to the fuses selected to construct a unit fuse box in an upper or lower fuse box.
- FIG. 1 is a circuit diagram of a conventional repair address generating circuit
- FIG. 2 is a circuit diagram of a repair address generating circuit according to the present invention.
- FIG. 3 is a layout diagram of a repair fuse box circuit according to the present invention.
- FIG. 2 is a circuit diagram of a repair address generating circuit according to the present invention.
- the repair address generating circuit further comprises signal connecting fuses R 16 and R 17 .
- the signal connecting fuses R 16 and R 17 can be made of any kind of materials as long as it is a conductive material.
- the operation of the circuit is not different from the operation of the conventional circuit. The operation will be described.
- a fuse set B comprises a plurality of fuses R 0 to R 15 and signal connecting fuses R 16 and R 17 .
- the output Out of the circuit is changed in accordance with the fuse control signals Fuse ⁇ 0 > to Fuse ⁇ 15 > and the cutting states of the fuses R 0 to R 15 .
- the fuse control signal Fuse ⁇ 0 > is in a high state and the first fuse R 0 is not cut, the NMOS transistor Q 0 is turned on. Then, an output of a latch 10 is in a high state, and thus an output of the inverter I 1 is in a low state, so that the output Out of the circuit turns to a low state.
- the fuse R 0 is cut, the output Out of the circuit turns to a low state even if the fuse control signal fuse ⁇ 0 > is in a high state.
- FIG. 3 is a layout diagram of the repair fuse box according to the present invention for explaining how the fuses of the fuse set B of FIG. 2 are embodied in a substrate.
- Fuse boxes 20 , 30 and 40 are shown in FIG. 3 .
- the configuration of the fuse set B for constructing the circuit of FIG. 2 will be explained as follows.
- the fuses R 0 to R 4 are arranged in the fuse box 20 , and a signal connecting fuse R 16 is arranged to the left side of the fuse R 4 . Upper end portions of the fuses R 0 to R 4 and the signal connecting fuse R 16 are connected together through a metal, and so on.
- the fuses R 5 to R 9 are arranged in the fuse box 30 , and a signal connecting fuse R 17 is arranged to the left side of the fuse R 9 . Lower end portions of the fuses R 5 to R 9 and the signal connecting fuse R 17 are connected together through a metal, and so on.
- the signal connecting fuses R 16 and R 17 are connected together through a metal line M by using a contact process, and so on.
- the fuses R 10 to R 15 are arranged in the fuse box 40 . Upper end portions of the fuses R 10 to R 15 are not only connected together through a metal, and so on, but also connected to the fuse box 30 .
- one side nodes of the fuses R 0 to R 15 shown in FIG. 2 are all connected each other through the signal connecting fuses R 16 and R 17 .
- opened terminals of the fuses are connected to transistors.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a repair fuse box of a semiconductor device and, more specifically, to a repair fuse box having a structure in which a signal line can be drawn out from a repair fuse box without detour.
- 2. Discussion of Related Art
- Recently, high-speed and highly integrated semiconductor devices have been developed with development of miniaturization technologies. In particular, high integration and high yield of semiconductor memory devices have been required, and in order to cope with the requirements, a redundancy technology, which improves a yield by providing redundancy circuits and repairing defective cells using the redundancy circuit, is essential.
- In memory devices such as SRAM, DRAM, EPROM, and so on, redundancy circuits are provided in the semiconductor devices to prevent decrease of yields of the semiconductor devices due to process defects. The functions of the semiconductor devices are not damaged in spite of partial defects, by repairing defective cells using the provided redundancy circuits. That is, by providing a spare memory array as a redundancy circuit and switching a main memory array into the spare memory array when the main memory array is defective, decrease of production yield can be regulated.
- The redundancy circuit comprises a repair address generating circuit. A conventional repair address generating circuit has a structure shown in
FIG. 1 , and its operation will be explained briefly as follows. - A fuse set A comprises a plurality of fuses R0 to R15.
- When an enable signal Enable is in a high state, a PMOS transistor P1 is turned off, and thus its output Out holds a low state.
- When the enable signal Enable is in a low state, the output Out is changed in accordance with fuse control signals Fuse <0> to Fuse <15> and cutting states of the fuses R0 to R15.
- For example, when the fuse control signal Fuse <0> is in a high state and the first fuse R0 is not cut, the NMOS transistor Q0 is turned on. Then, an output of a latch 10 is in a high state, and thus an output of the inverter I1 turns to a low state, so that the output Out turns to a low state. However, when the fuse R0 is cut, the output Out turns to a low state even if the fuse control signal Fuse <0> turns to a high state.
- When forming the fuses in a fuse box shape to form the repair address generating circuit, metal signal lines cannot pass over the fuse box. Therefore, the metal signal line should detour around the fuse box for signal routing, and this make a chip size larger.
- In order to solve the above problems, the present invention is directed to a repair fuse box of a semiconductor device.
- According to an aspect of the present invention, there is provided a repair fuse box of a semiconductor device comprising: a plurality of fuse boxes arranged in a longitudinal direction, each fuse box comprising a plurality of fuses arranged in a transverse direction; signal connecting fuses arranged in each side portion of outermost fuses of the fuses which are selected from the fuses arranged in one or more fuse boxes of the plurality of fuse boxes to construct a unit fuse set and of which one side ends are connected mutually, the signal connecting fuses being connected to the outermost fuses; and metal lines for connecting the signal connecting fuses to the fuses selected to construct a unit fuse box in an upper or lower fuse box.
- The aforementioned aspects and other features of the present invention will be explained in the following description, taken in conjunction with the accompanying drawings, wherein:
-
FIG. 1 is a circuit diagram of a conventional repair address generating circuit; -
FIG. 2 is a circuit diagram of a repair address generating circuit according to the present invention; and -
FIG. 3 is a layout diagram of a repair fuse box circuit according to the present invention. - Now, the present invention will be described in detail with reference to the accompanying drawings.
-
FIG. 2 is a circuit diagram of a repair address generating circuit according to the present invention. - The repair address generating circuit according to the present invention further comprises signal connecting fuses R16 and R17. The signal connecting fuses R16 and R17 can be made of any kind of materials as long as it is a conductive material. The operation of the circuit is not different from the operation of the conventional circuit. The operation will be described.
- A fuse set B comprises a plurality of fuses R0 to R15 and signal connecting fuses R16 and R17.
- When an enable signal Enable is in a high state, a PMOS transistor P1 is turned off, and thus an output Out of the circuit always holds a low state.
- When the enable signal Enable is in a low state, the output Out of the circuit is changed in accordance with the fuse control signals Fuse <0> to Fuse <15> and the cutting states of the fuses R0 to R15.
- For example, when the fuse control signal Fuse <0> is in a high state and the first fuse R0 is not cut, the NMOS transistor Q0 is turned on. Then, an output of a latch 10 is in a high state, and thus an output of the inverter I1 is in a low state, so that the output Out of the circuit turns to a low state. However, when the fuse R0 is cut, the output Out of the circuit turns to a low state even if the fuse control signal fuse <0> is in a high state.
-
FIG. 3 is a layout diagram of the repair fuse box according to the present invention for explaining how the fuses of the fuse set B ofFIG. 2 are embodied in a substrate. -
Fuse boxes FIG. 3 . The configuration of the fuse set B for constructing the circuit ofFIG. 2 will be explained as follows. - The fuses R0 to R4 are arranged in the fuse box 20, and a signal connecting fuse R16 is arranged to the left side of the fuse R4. Upper end portions of the fuses R0 to R4 and the signal connecting fuse R16 are connected together through a metal, and so on.
- In the same manner, the fuses R5 to R9 are arranged in the
fuse box 30, and a signal connecting fuse R17 is arranged to the left side of the fuse R9. Lower end portions of the fuses R5 to R9 and the signal connecting fuse R17 are connected together through a metal, and so on. - The signal connecting fuses R16 and R17 are connected together through a metal line M by using a contact process, and so on.
- The fuses R10 to R15 are arranged in the
fuse box 40. Upper end portions of the fuses R10 to R15 are not only connected together through a metal, and so on, but also connected to thefuse box 30. - As a result, one side nodes of the fuses R0 to R15 shown in
FIG. 2 are all connected each other through the signal connecting fuses R16 and R17. - It should be noted that opened terminals of the fuses are connected to transistors.
- Since the signal connecting fuses R16 and R17 are used for signal connection, they are not the cutting targets.
- According to the present invention as described above, it is possible to connect the fuses without detour of the metal lines by using the fuse boxes.
- As a result, since the signal routing can be implemented by using the fuses, it is possible to considerably reduce a chip size.
- Although the foregoing description has been made with reference to the preferred embodiments, it is to be understood by the ordinary skilled in the art that changes and modifications of the present invention may be made without departing from the spirit and scope of the present invention and appended claims.
Claims (4)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2003-80046 | 2003-11-13 | ||
KR1020030080046A KR100542696B1 (en) | 2003-11-13 | 2003-11-13 | Repair fuse box in a semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050105365A1 true US20050105365A1 (en) | 2005-05-19 |
US6903992B1 US6903992B1 (en) | 2005-06-07 |
Family
ID=34567700
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/743,939 Expired - Fee Related US6903992B1 (en) | 2003-11-13 | 2003-12-23 | Repair fuse box of semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (1) | US6903992B1 (en) |
KR (1) | KR100542696B1 (en) |
CN (1) | CN100343991C (en) |
TW (1) | TWI249837B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100668868B1 (en) | 2005-12-28 | 2007-01-16 | 주식회사 하이닉스반도체 | Repair fuse box and layout method thereof |
US8509022B2 (en) * | 2008-12-26 | 2013-08-13 | SK Hynix Inc. | Fuse set and semiconductor integrated circuit apparatus having the same |
US10141320B1 (en) | 2017-05-03 | 2018-11-27 | International Business Machines Corporation | Multiple-bit electrical fuses |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4829480A (en) * | 1986-08-22 | 1989-05-09 | Samsung Electronics Co., Ltd. | Column redundancy circuit for CMOS dynamic random access memory |
US5325334A (en) * | 1992-05-06 | 1994-06-28 | Samsung Electronics Co., Ltd. | Column redundancy circuit for a semiconductor memory device |
US5614855A (en) * | 1994-02-15 | 1997-03-25 | Rambus, Inc. | Delay-locked loop |
US5815016A (en) * | 1994-09-02 | 1998-09-29 | Xilinx, Inc. | Phase-locked delay loop for clock correction |
US5875219A (en) * | 1996-01-27 | 1999-02-23 | Lg Semicon Co., Ltd. | Phase delay correction apparatus |
US5959904A (en) * | 1996-10-18 | 1999-09-28 | Samsung Electronics, Co., Ltd. | Dynamic column redundancy driving circuit for synchronous semiconductor memory device |
US6222894B1 (en) * | 1996-12-18 | 2001-04-24 | Samsung Electronics Co., Ltd. | Digital delay locked loop for reducing power consumption of synchronous semiconductor memory device |
US6326826B1 (en) * | 1999-05-27 | 2001-12-04 | Silicon Image, Inc. | Wide frequency-range delay-locked loop circuit |
US6340904B1 (en) * | 1997-02-11 | 2002-01-22 | Micron Technology, Inc. | Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal |
US20020130691A1 (en) * | 2001-03-15 | 2002-09-19 | Silvestri Paul A. | Method and apparatus for fast lock of delay lock loop |
US6470060B1 (en) * | 1999-03-01 | 2002-10-22 | Micron Technology, Inc. | Method and apparatus for generating a phase dependent control signal |
US6504408B1 (en) * | 2001-07-09 | 2003-01-07 | Broadcom Corporation | Method and apparatus to ensure DLL locking at minimum delay |
US20030011414A1 (en) * | 2001-07-11 | 2003-01-16 | Micron Technology, Inc. | Delay locked loop "ACTIVE command" reactor |
US6556489B2 (en) * | 2001-08-06 | 2003-04-29 | Micron Technology, Inc. | Method and apparatus for determining digital delay line entry point |
US20030085744A1 (en) * | 2001-11-07 | 2003-05-08 | Heo Nak Won | Delay locked loop circuit and method having adjustable locking resolution |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5949262A (en) | 1998-01-07 | 1999-09-07 | International Business Machines Corporation | Method and apparatus for coupled phase locked loops |
-
2003
- 2003-11-13 KR KR1020030080046A patent/KR100542696B1/en active IP Right Grant
- 2003-12-23 US US10/743,939 patent/US6903992B1/en not_active Expired - Fee Related
-
2004
- 2004-06-30 TW TW093119291A patent/TWI249837B/en not_active IP Right Cessation
- 2004-11-12 CN CNB2004100946838A patent/CN100343991C/en not_active Expired - Fee Related
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4829480A (en) * | 1986-08-22 | 1989-05-09 | Samsung Electronics Co., Ltd. | Column redundancy circuit for CMOS dynamic random access memory |
US5325334A (en) * | 1992-05-06 | 1994-06-28 | Samsung Electronics Co., Ltd. | Column redundancy circuit for a semiconductor memory device |
US5614855A (en) * | 1994-02-15 | 1997-03-25 | Rambus, Inc. | Delay-locked loop |
US5815016A (en) * | 1994-09-02 | 1998-09-29 | Xilinx, Inc. | Phase-locked delay loop for clock correction |
US5875219A (en) * | 1996-01-27 | 1999-02-23 | Lg Semicon Co., Ltd. | Phase delay correction apparatus |
US5959904A (en) * | 1996-10-18 | 1999-09-28 | Samsung Electronics, Co., Ltd. | Dynamic column redundancy driving circuit for synchronous semiconductor memory device |
US6222894B1 (en) * | 1996-12-18 | 2001-04-24 | Samsung Electronics Co., Ltd. | Digital delay locked loop for reducing power consumption of synchronous semiconductor memory device |
US6340904B1 (en) * | 1997-02-11 | 2002-01-22 | Micron Technology, Inc. | Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal |
US6470060B1 (en) * | 1999-03-01 | 2002-10-22 | Micron Technology, Inc. | Method and apparatus for generating a phase dependent control signal |
US6326826B1 (en) * | 1999-05-27 | 2001-12-04 | Silicon Image, Inc. | Wide frequency-range delay-locked loop circuit |
US20020130691A1 (en) * | 2001-03-15 | 2002-09-19 | Silvestri Paul A. | Method and apparatus for fast lock of delay lock loop |
US6504408B1 (en) * | 2001-07-09 | 2003-01-07 | Broadcom Corporation | Method and apparatus to ensure DLL locking at minimum delay |
US20030011414A1 (en) * | 2001-07-11 | 2003-01-16 | Micron Technology, Inc. | Delay locked loop "ACTIVE command" reactor |
US6556489B2 (en) * | 2001-08-06 | 2003-04-29 | Micron Technology, Inc. | Method and apparatus for determining digital delay line entry point |
US20030085744A1 (en) * | 2001-11-07 | 2003-05-08 | Heo Nak Won | Delay locked loop circuit and method having adjustable locking resolution |
Also Published As
Publication number | Publication date |
---|---|
US6903992B1 (en) | 2005-06-07 |
TW200516757A (en) | 2005-05-16 |
KR100542696B1 (en) | 2006-01-11 |
CN1617335A (en) | 2005-05-18 |
KR20050046067A (en) | 2005-05-18 |
TWI249837B (en) | 2006-02-21 |
CN100343991C (en) | 2007-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7326595B2 (en) | Semiconductor integrated circuit and method of redesigning same | |
JPH0254500A (en) | Semiconductor memory cell and semiconductor memory device | |
KR20000050453A (en) | Repair circuit of memory device used anti-fuse | |
JP2003168734A (en) | Semiconductor device, its control method, and its manufacturing method | |
US7034384B2 (en) | Integrated circuit adapted for ECO and FIB debug | |
JPH10275898A (en) | Semiconductor integrated circuit device | |
US6903992B1 (en) | Repair fuse box of semiconductor device | |
US20130064026A1 (en) | Technology of memory repair after stacking of three-dimensional integrated circuit | |
US20100165774A1 (en) | Small-sized fuse box and semiconductor integrated circuit having the same | |
US7884642B2 (en) | System LSI | |
US6927488B2 (en) | Semiconductor memory device | |
US20100164604A1 (en) | Fuse circuit and layout designing method thereof | |
JP3963636B2 (en) | Semiconductor integrated circuit device | |
US7456652B2 (en) | Apparatus for expressing circuit version identification information | |
US6809404B2 (en) | Semiconductor device | |
US11302633B2 (en) | Semiconductor device including a fuse latch for latching data of a repair fuse cell | |
KR100445500B1 (en) | Switching circuit | |
US6985396B2 (en) | Semiconductor integrated circuit | |
KR100399411B1 (en) | Embedded semiconductor memory device and fuse arrangement method thereof | |
US8405483B2 (en) | Fuse of semiconductor memory device | |
US20030117826A1 (en) | Semiconductor memory device and electronic instrument | |
US6650576B2 (en) | Semiconductor memory and memory board therewith | |
KR20080074611A (en) | Semiconductor device | |
KR0161729B1 (en) | Semiconductor device & manufacture method thereof | |
WO1994008356A1 (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YOON, SEOK CHEOL;REEL/FRAME:015136/0253 Effective date: 20031201 |
|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YOON, SEOK CHEOL;REEL/FRAME:015488/0562 Effective date: 20040617 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170607 |