US20050140666A1 - Display device using demultiplexer and driving method thereof - Google Patents
Display device using demultiplexer and driving method thereof Download PDFInfo
- Publication number
- US20050140666A1 US20050140666A1 US10/997,485 US99748504A US2005140666A1 US 20050140666 A1 US20050140666 A1 US 20050140666A1 US 99748504 A US99748504 A US 99748504A US 2005140666 A1 US2005140666 A1 US 2005140666A1
- Authority
- US
- United States
- Prior art keywords
- data
- current
- coupled
- sample
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 15
- 238000005070 sampling Methods 0.000 claims abstract description 67
- 239000003990 capacitor Substances 0.000 claims description 24
- 238000013500 data storage Methods 0.000 claims description 13
- 239000005416 organic matter Substances 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 17
- 238000009413 insulation Methods 0.000 description 14
- 102100036285 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Human genes 0.000 description 12
- 101000875403 Homo sapiens 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Proteins 0.000 description 12
- 239000000758 substrate Substances 0.000 description 12
- 230000003071 parasitic effect Effects 0.000 description 8
- 230000007246 mechanism Effects 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 3
- 230000005669 field effect Effects 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3275—Details of drivers for data electrodes
- G09G3/3283—Details of drivers for data electrodes in which the data driver supplies a variable data current for setting the current through, or the voltage across, the light-emitting elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
- G09G3/3241—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror
- G09G3/325—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror the data current flowing through the driving transistor during a setting phase, e.g. by using a switch for connecting the driving transistor to the data driver
Definitions
- the present invention relates to a display device using a demultiplexer, and a driving method thereof. More specifically, the present invention relates to a display device for performing demultiplexing by a sample/hold circuit.
- a display device generally requires a scan driver for driving scan lines and a data driver for driving data lines.
- the data driver has as many output terminals as it has data lines to convert digital data signals into analog signals and apply them to all of the data lines.
- the data driver is configured with a plurality of integrated circuits (ICs).
- ICs integrated circuits
- the plurality of ICs are used to drive all of the data lines given that a single IC only contains a certain number of output terminal which is generally insufficient to drive all of the data lines.
- demultiplexers may be employed.
- the demultiplexer receives data signals that are time-divided and applied by the data driver through a signal line.
- the demultiplexer divides the data signals into two data groups, and outputs them to two data lines. Therefore, usage of a 1:2 demultiplexer reduces the number of data driver ICs by half.
- the recent trend with liquid crystal displays (LCDs) and organic electroluminescent displays is to mount the ICs for the data driver on the panel itself. In this instance, there is a greater need to reduce the number of data driver ICs.
- a left scan driver 20 is provided on a display area 10 for applying select signals to select scan lines SE 1 to SEm
- a right scan driver 30 is provided on the display area 10 for applying signals for controlling light emission to emit scan lines EM 1 to EMm
- a demultiplexer unit 40 and a data driver 50 are also provided on the display area for applying data signals to data lines D 1 to Dm.
- vertical lines 60 are formed for supplying power supply voltages to the respective pixels, and a power line 70 coupled to each vertical line 60 on the top of the substrate is formed in the horizontal direction.
- the power line 70 and an external power supply line 80 surrounding scan drivers 20 , 30 are coupled through a power supply point 90 .
- a voltage drop (i.e., an IR drop) is generated in the power line 70 and the vertical line 60 because of parasitic resistance provided in the power line 70 and the vertical line 60 .
- the further along the power line 70 and the vertical line 60 from the power supply point 90 the greater the voltage drop that is generated, the generated voltage drop being the greatest near the center of the power line 70 and near the bottom of the vertical line 60 .
- the pixels have characteristic deviations of driving transistors, it is generally required to obtain a margin of the saturation area in the characteristic curve of the driving transistors.
- a great voltage drop is generated, power consumption is increased due to a general need to enlarge the power supply voltage to obtain a sufficient margin of the saturation area.
- sample/hold circuits are used for 1:N demultiplexing in the demultiplexer, it is generally required to sample the data current which corresponds to a particular data line during a 1/N time of a single horizontal period, shortening the sampling time and hindering appropriate sampling of the data current.
- the present invention provides a display device using a demultiplexer for reducing a voltage drop.
- the present invention provides a display device for performing appropriate sampling within a given time.
- a signal line between a demultiplexer and a data driver is precharged with a precharge current before the data are sampled in the demultiplexer.
- a display device includes a display area including a plurality of pixel circuits coupled to a plurality of data lines for transmitting data currents for displaying an image.
- the display device also includes a plurality of first signal lines and a data driver coupled to the first signal lines for transmitting multiplexed currents corresponding to the data currents to the first signal lines.
- a demultiplexer unit also included in the display device includes a plurality of demultiplexers demultiplexing the multiplexed currents, each said demultiplexer for transmitting corresponding said data currents to at least two of said data lines.
- the display device further includes a precharge unit transmitting a precharge currents associated with the multiplexed currents to the first signal lines in response to a control signal before the multiplexed currents are transmitted to the first signal lines.
- the demultiplexer includes a plurality of sample/hold circuits coupled to a corresponding one of said first signal lines.
- sample/hold circuits of one group from among the plurality of sample/hold circuits hold the data currents corresponding to a corresponding said multiplexed current sampled during a previous horizontal period to at the least two said data lines while sample/hold circuits of another group sequentially sample the corresponding said multiplexed current applied through the corresponding said first signal line.
- first and third sample/hold circuits form the sample/hold circuits of the one group
- second and fourth sample/hold circuits form the sample/hold circuits of the other group.
- the first and second sample/hold circuits have input terminals coupled to the corresponding one of said first signal lines and output terminals coupled to a first of the at least two said data lines.
- the third and fourth sample/hold circuits have input terminals coupled to the corresponding one of said first signal lines and output terminals coupled to a second of the at least two said data lines.
- sample/hold circuit includes a sampling switch being turned on in response to a sampling signal, a holding switch being turned on in response to a holding signal, and a data storage element.
- Each of the plurality of sample/hold circuit samples the corresponding said multiplexed current when the sampling switch is turned on and holds the data currents corresponding to the corresponding said multiplexed current sampled when the holding switch is turned on.
- the sampling signal is sequentially applied to each of the plurality of sample/hold circuits.
- data storage element includes a first transistor having a source coupled to a first power and a gate and a drain coupled to the corresponding one of said first signal lines in response to the sampling signal; and a first capacitor, coupled between the gate and the source of the first transistor, for storing a voltage corresponding to the data currents corresponding to the corresponding said multiplexed current transmitted to the gate and the drain.
- precharge unit includes a second transistor having a source coupled to the first power source, and a gate and a drain coupled to the corresponding one of said first signal lines in response to the control signal.
- the sampling signal is applied substantially concurrently with interception of the control signal.
- the precharge current is about M times the corresponding said multiplexed current, where M is a real number greater than 1.
- a ratio W2/L2 of the second transistor is about M times a ratio W1/L1 of the first transistor, where W1 and W2 are channel widths of respectively the first and second transistors, and L1 and L2 are channel lengths of respectively the first and second transistors.
- the sampling signal is applied substantially concurrently with the control signal, and the control signal is subsequently intercepted while the sampling signal is applied, the precharge current is about M times the corresponding said multiplexed current, where M is a real number greater than 1.
- a ratio W2/L2 of the second transistor is about (M ⁇ 1) times a ratio W1/L1 of the first transistor, where W1 and W2 are channel widths of respectively the first and second transistors, and L1 and L2 are channel lengths of respectively the first and second transistors.
- the first and second transistors are transistors having a same conductive type.
- the sampling switch includes a first switch coupled between the gate of the first transistor and the corresponding one of said first signal lines, a second switch for diode-connecting the first transistor in response to the sampling signal, and a third switch coupled between the first power source and the source of the first transistor.
- the holding switch includes a fourth switch coupled between the drain of the first transistor and a second power source, and a fifth switch coupled between an output terminal of the sample/hold circuit and the first transistor.
- the display area includes a plurality of second signal lines for supplying power supply voltages to the plurality of pixel circuist.
- the display device further includes a power line, formed between the demultiplex unit and the data driver and crossing the first signal line in a manner insulated from the first signal lines for transmitting the power supply voltages provided from the second signal lines.
- the first power is coupled to the power line.
- the precharge unit is formed between the demultiplexer unit and the data driver.
- each of the plurality of pixel circuits includes a capacitor for storing a voltage corresponding to one of said data currents transmitted through a corresponding one of said data lines, a third transistor having a source and a gate coupled to the second capacitor, the third transistor being the transistor to which current corresponding to the voltage stored in the capacitor flows, and a light emitting element for emitting light corresponding to the current of the third transistor.
- the light emitting element uses electroluminescent light emission of organic matter.
- the present invention is directed to a method for driving a display device including a plurality of pixel circuits coupled to a plurality of data lines for transmitting data currents for displaying an image, and a plurality of signal lines each corresponding to at least two of the plurality of data lines and transmitting currents corresponding to the data currents corresponding to the at least two of the plurality of data lines.
- the method includes applying a first precharge current to the one of the plurality of signal lines and applying to said one of the plurality of signal lines a first current corresponding to the data current to be applied to a corresponding first data line from the at least two data lines.
- the method further includes applying a second precharge current to said one of the plurality of signal lines and applying to said one of the plurality of signal lines a second current corresponding to the data current to be applied to a corresponding second data line from the at least two data lines.
- Data currents corresponding to the first and second currents are further applied to the corresponding first and second data lines.
- the first precharge current is M times the first current and the second precharge current is M times the second current, where M is a real number greater than 1.
- a first sample/hold circuit is invoked to sample the first current where the first sample/hold circuit is coupled between said one of the plurality of signal lines and the corresponding first data line.
- a second sample/hold circuit is invoked to sample the second current where the second sample/hold circuit is coupled between said one of the plurality of signal lines and the corresponding second data line.
- the first precharge current is transmitted to a precharge circuit coupled to said one of the plurality of signal lines when the first precharge current is applied to said one of the plurality of signal lines
- the second precharge current is transmitted to the precharge circuit when the second precharge current is applied to said one of the plurality of signal lines.
- the first precharge current transmitted to the precharge circuit coupled to said one of the plurality of signal lines is (M ⁇ 1) times the first current, and the first current is transmitted to the first sample/hold circuit responsive to the first precharge current being applied to said one of the plurality of signal lines.
- the second precharge current transmitted to the precharge circuit is (M ⁇ 1) times the second current, and the second current is transmitted to the second sample/hold circuit responsive to the second precharge current being applied to said one of the plurality of signal lines.
- a display device in still another embodiment, includes a display area including first and second pixel circuits respectively coupled to first and second data lines.
- the display device also includes a signal line and a first circuit, coupled between the signal line and the first data line for holding a first data current for displaying an image to the first data line.
- the display device further includes a second circuit, coupled between the signal line and the second data line, for holding a second data current for displaying the image to the second data line.
- a data driver also included in the display device is coupled to the signal line for sequentially transmitting to the signal line first and second currents respectively corresponding to the first and second data currents.
- a precharge unit coupled to the signal line for transmitting a first precharge current to the signal line before the first current is applied to the signal line, and transmitting a second precharge current to the signal line before the second current is applied to the signal line.
- the first and second circuits respectively sample the first and second currents during a single horizontal period, and concurrently hold the first and second data currents respectively corresponding to the first and second currents during a subsequent horizontal period.
- the first precharge current is M times the first current and the second precharge current is M times the second current, where M is a real number greater than 1.
- FIG. 1 shows a simplified view of a conventional display device using a demultiplexer
- FIG. 2 shows a simplified view of a display device using a demultiplexer according to a first exemplary embodiment of the present invention
- FIG. 3 shows the display device of FIG. 2 including a plurality of data drivers and demultiplexer units
- FIG. 4 shows a demultiplexer unit according to an exemplary embodiment of the present invention
- FIG. 5 shows a demultiplexer including sample/hold circuits
- FIG. 6 shows a driving timing diagram of switches in the demultiplexer of FIG. 5 ;
- FIGS. 7A to 7 D show an operation of the demultiplexer of FIG. 5 according to the timing diagram of FIG. 6 ;
- FIG. 8 shows a simplified circuit diagram of the sample/hold circuit of FIG. 5 ;
- FIG. 9 shows a simplified view of a display device using a demultiplexer according to a second exemplary embodiment of the present invention.
- FIG. 10 shows a diagram of a data driver, a current precharge unit, and a demultiplexer unit of FIG. 9 ;
- FIG. 11 shows a sample/hold circuit and a demultiplexer
- FIGS. 12A and 12B show an operation of a precharge circuit and sample/hold circuit according to a second exemplary embodiment of the present invention
- FIG. 13 shows a driving timing diagram for operating a precharge circuit and sample/hold circuit according to a second exemplary embodiment of the present invention
- FIG. 14 shows an operation of a precharge circuit and sample/hold circuit according to a third exemplary embodiment of the present invention
- FIG. 15 shows a driving timing diagram for operating a precharge circuit and a sample/hold circuit according to a third exemplary embodiment of the present invention.
- FIG. 16 shows a simplified circuit diagram of a pixel circuit.
- FIG. 2 shows a simplified view of a display device using a demultiplexer according to a first exemplary embodiment of the present invention.
- FIG. 3 shows a diagram of the display device of FIG. 2 including a plurality of data drivers and demultiplexers.
- the display device includes an insulation substrate 1 divided into a display area 100 which is visible to a user of the display device as a screen, and an outer surrounding area.
- a select scan driver 200 , an emit scan driver 300 , a demultiplexer unit 400 , and a data driver 500 are formed on the surrounding area.
- the data driver 500 may be formed not on the surrounding area of the insulation substrate 1 , but rather, at a separate position, and be coupled to the insulation substrate 1 , which is different from the embodiment illustrated in FIG. 2 .
- the display area 100 includes a plurality of data lines D 1 to Dn, a plurality of select scan lines SE 1 to SEm, a plurality of emit scan lines EM 1 to EMm, and a plurality of pixel circuits 110 .
- the select and emit scan lines SE 1 to SEm and EM 1 to EMm are formed on the insulation substrate 1 , and gate electrodes (not illustrated) are coupled to the respective scan lines SE 1 to SEm and EM 1 to EMm which are covered with an insulation film (not illustrated).
- the data lines D 1 to Dn are formed on the insulation film which covers the scan lines SE 1 to SEm and EM 1 to EMm, and source and drain electrodes are coupled to the respective data lines D 1 to Dn.
- a gate electrode, a source electrode, and a drain electrode configure three terminals of a thin-film transistor (TFT), and a semiconductor layer provided between the source electrode and the drain electrode is a channel layer of the transistor.
- TFT thin-film transistor
- the data lines D 1 to Dn extend in the vertical direction and transmit data currents for displaying images to the pixel circuits 110 .
- the select scan lines SE 1 to SEm and the emit scan lines EM 1 to EMm extend in the horizontal direction and transmit select signals and emit signals to the pixel circuits 110 , respectively.
- Two adjacent data lines and two adjacent select scan lines define a pixel area where the pixel circuit 110 is formed.
- the select scan driver 200 sequentially applies the select signals to the select scan lines SE 1 to SEm
- the emit scan driver 300 sequentially applies the emit signals to the emit scan lines EM 1 to EMm.
- the data driver 500 time-divides, that is, multiplexes and applies the data signals to the demultiplexer unit 400
- the demultiplexer unit 400 applies the time-divided data signals to the data lines D 1 to Dn.
- the demultiplexer unit 400 performs 1:N demultiplexing, the number of signal lines X 1 to Xn/N for transmitting the data signals to the demultiplexer unit 400 from the data driver 500 is n/N. That is, a signal line X 1 transmits the multiplexed and applied data signals to the N data lines D 1 to DN.
- the select and emit scan drivers 200 and 300 , the demultiplexer unit 400 , and the data driver 500 are mounted in an IC format on the insulation substrate 1 , and coupled to the scan lines SE 1 to SEm and EM 1 to EMm, the signal lines X 1 to Xn/N, and the data lines D 1 to Dn formed on the insulation substrate 1 .
- the select and emit scan drivers 200 and 300 , the demultiplexer unit 400 , and/or the data driver 500 may be formed on the same layer as the layers on which the scan lines SE 1 to SEm and EM 1 to EMm, the signal lines X 1 to Xn/N, the data lines D 1 to Dn, and transistors of the pixel circuits are formed on the insulation substrate 1 .
- the data driver 500 may be mounted as a chip on a tape carrier package (TCP), a flexible printed circuit (FPC), or a tape automatic bonding (TAB) coupled to the demultiplexer unit 400 .
- a plurality of vertical lines V 1 to Vn transmit a power supply voltage to the pixel circuits 110 on the display area 100 .
- the vertical lines V 1 to Vn may be formed on the same layer as that of the data lines D 1 to Dn without being superimposed on the scan lines SE 1 to SEm and EM 1 to EMm.
- a power line 600 formed in the horizontal direction on the top of the insulation substrate 1 is coupled to first ends of the vertical lines V 1 to Vn.
- a power line 700 formed in the horizontal direction passes between the demultiplexer unit 400 and the data driver 500 .
- the vertical lines V 1 to Vn extend to pass through the demultiplexer unit 400 , and couple second ends of the vertical lines V 1 to Vn to the power line 700 .
- the power line 700 is formed on a layer different from that of the signal lines X 1 to Xn/N so that the power line 700 may not be superimposed on the signal lines X 1 to Xn/N.
- Power supply lines 610 and 620 are formed on the insulation substrate 1 and coupled to the power line 600 of the display area 100 through first power supply points 630 and 640 .
- power supply lines 710 and 720 are formed on the insulation substrate 1 and coupled to the power line 700 of the display area 100 through power supply points 730 and 740 .
- the power supply lines 610 and 620 extend from the power supply points 630 and 640 and overhang the scan drivers 200 and 300 in the horizontal direction, and further extend in the vertical direction so that the power supply lines 610 and 620 may not be superimposed on the scan lines SE 1 to SEm and EM 1 to EMm, on the data lines D 1 to Dn, or on the signal lines X 1 to Xn/N.
- the power supply lines 710 and 720 extend in the vertical direction from the power supply points 730 and 740 so that the power supply lines 710 and 720 may not be superimposed on the scan lines SE 1 to SEm and EM 1 to EMm, on the data lines D 1 to Dn, or on the signal lines X 1 to Xn/N.
- first ends of the power supply lines 610 , 620 , 710 , and 720 extended in the vertical direction are coupled to a pad (not illustrated), and further coupled to an external circuit board through the pad.
- the power lines 600 and 700 and power supply lines 610 , 620 , 710 , and 720 are formed to be thicker than vertical lines V 1 to Vn since these power lines transmit the current or the voltage to the vertical lines V 1 to Vn.
- four power supply points 630 , 640 , 730 , 740 are formed on the insulation substrate 1 to help solve the voltage drop generated at the bottom of the vertical lines V 1 to Vn.
- power supply lines 710 a , 710 b , 720 a , 720 b are additionally arranged between the two data drivers 500 a , 500 b to increase the number of power supply points 630 , 640 , 730 a , 730 b , 740 a , 740 b.
- FIGS. 4 to 8 a display device with a demultiplexer unit including sample/hold circuits will be described.
- the demultiplexer unit is described to perform 1:2 demultiplexing employing the first signal line X 1 and the data lines D 1 and D 2 corresponding to the signal line X 1 .
- the demultiplexer unit 400 includes a plurality of demultiplexers 401 .
- the demultiplexer 401 includes four sample/hold circuits 410 , 420 , 430 , and 440 .
- the sample/hold circuits 410 , 420 , 430 , and 440 include sampling switches S 1 , S 2 , S 3 , and S 4 , data storage units 411 , 421 , 431 , and 441 , and holding switches H 1 , H 2 , H 3 , and H 4 .
- First terminals of the sampling switches S 1 , S 2 , S 3 , and S 4 of the sample/hold circuits 410 , 420 , 430 , and 440 are respectively coupled to the data storage units 411 , 421 , 431 , and 441 , and first terminals of the holding switches H 1 , H 2 , H 3 , and H 4 are respectively coupled to the data storage units 411 , 421 , 431 , and 441 .
- Second terminals of the sampling switches S 1 , S 2 , S 3 , and S 4 of the sample/hold circuits 410 , 420 , 430 , and 440 are coupled in common to the signal line X 1 .
- Second terminals of the holding switches H 1 and H 3 of the sample/hold circuits 410 and 430 are coupled in common to the data line D 1
- second terminals of the holding switches H 2 and H 4 of the sample/hold circuits 420 and 440 are coupled in common to the data line D 2
- the second terminals of the sampling switches S 1 , S 2 , S 3 , and S 4 coupled to the signal line X 1 will hereinafter be referred to as input terminals
- the second terminals of the holding switches H 1 , H 2 , H 3 , and H 4 coupled to the data lines D 1 and D 2 will hereinafter be referred to as output terminals.
- sample/hold circuits 410 , 420 , 430 , and 440 respectively sample the currents transmitted through the sampling switches S 1 , S 2 , S 3 , and S 4 and store them in the data storage units 411 , 421 , 431 , and 441 in a voltage format.
- the sample/hold circuits 410 , 420 , 430 , and 440 respectively hold the currents corresponding to the voltages stored in the data storage units 411 , 421 , 431 , and 441 through the holding switches H 1 , H 2 , H 3 , and H 4 .
- the sample/hold circuits 410 and 430 coupled between the signal line X 1 and the data line D 1 form a single sample/hold circuit unit, and the two sample/hold circuits 410 and 430 alternately perform sampling and holding.
- the sample/hold circuits 420 and 440 coupled between the signal line X 1 and the data line D 2 form a single sample/hold circuit unit, and the two sample/hold circuits 420 and 440 alternately perform sampling and holding.
- a sampling function of the sample/hold circuit includes recording an input current in a data storage element in voltage format, a standby function includes maintaining the data recorded in the data storage element, and a holding function includes outputting a current corresponding to the data recorded in the data storage element.
- FIGS. 6 and 7 A to 7 D an operation of the demultiplexer shown in FIG. 5 will be described.
- FIG. 6 shows a driving timing diagram of switches in the demultiplexer of FIG. 5
- FIGS. 7A to 7 D show an operation of the demultiplexer of FIG. 5 according to the timing diagram of FIG. 6 .
- sampling switches S 1 , S 2 , S 3 , and S 4 are turned on when an associated control signal level is low
- the holding switches H 1 , H 2 , H 3 , and H 4 are turned on when an associated control signal level is high.
- the sampling switch S 1 and the holding switches H 3 and H 4 are turned on in response to a control signal at time period T 1 .
- the sample/hold circuit 410 samples the data current applied through the signal line X 1 into the storage element 411 .
- the sample/hold circuits 430 and 440 hold the currents corresponding to the data stored in the storage elements 431 and 441 to the data lines D 1 and D 2 .
- the sample/hold circuit 420 with the turned-off sampling switch S 2 and the holding switch H 2 stand by.
- the sampling switch S 1 is turned off and the sampling switch S 2 is turned on in response to a control signal while the holding switches H 3 and H 4 are turned on at time period T 2 . Since the holding switches H 3 and H 4 are turned on, the currents corresponding to the data stored in the storage elements 431 and 441 are consecutively held to the data lines D 1 and D 2 .
- the sampling switch S 2 is turned on, the sample/hold circuit 420 samples the data current applied through the signal line X 1 into the storage element 421 .
- the sampling switch S 2 and the holding switches H 3 and H 4 are turned off and the sampling switch S 3 and the holding switches H 1 and H 2 are turned on in response to a control signal at time period T 3 .
- the sample/hold circuit 430 samples the data current applied through the signal line X 1 into the storage element 431 .
- the sample/hold circuits 410 and 420 respectively hold the currents corresponding to the data stored in the storage elements 411 and 421 to the data lines D 1 and D 2 .
- the sampling switch S 3 is turned off and the sampling switch S 4 is turned on in response to a control signal while the holding switches H 1 and H 2 are turned on at time period T 4 . Since the holding switches H 1 and H 2 are turned on, the currents corresponding to the data stored in the storage elements 411 and 421 consecutively hold to the data lines D 1 and D 2 .
- the sampling switch S 4 is turned on, the sample/hold circuit 440 samples the data current applied through the signal line X 1 into the storage element 441 .
- the sample/hold circuits 410 , 420 , 430 , and 440 of the demultiplexer 401 are classified into two groups according to the sampling and holding operations.
- the sample/hold circuits 430 and 440 of a second group hold the previously sampled data to the data lines D 1 , D 2 while the sample/hold circuits 410 and 420 of a first group perform sampling of data current applied through the signal line X 1 .
- the sample/hold circuits 410 and 420 of the first group hold the previously sampled data while the sample/hold circuits 430 and 440 of the second group perform sampling. Since, according to one embodiment of the invention, the holding switches H 1 and H 2 are operated at substantially the same time, they may be driven with the same control signal, and the two holding switches H 3 and H 4 may be driven with a same control signal in a like manner.
- time periods T 1 and T 2 correspond to a period during which data is applied to a pixel circuit coupled to a one-row of a scan line according to a select signal (hereinafter referred to as a “horizontal period”), and time periods T 3 and T 4 correspond to a next horizontal period.
- a select signal hereinafter referred to as a “horizontal period”
- time periods T 3 and T 4 correspond to a next horizontal period.
- Sufficient time for programming data to the pixels may therefore be obtained since the data current may be consecutively applied to a particular data line during a single horizontal period, and the data current may be transmitted to the particular data line during a particular frame since time periods T 1 to T 4 are repeated.
- sample/hold circuit 410 of FIG. 5 Since the four sample/hold circuits included in the demultiplexer of FIG. 5 may be substantially identically realized, one of the sample/hold circuits, namely, sample/hold circuit 410 of FIG. 5 , will be described in more detail with reference to FIG. 8 .
- FIG. 8 shows a brief circuit diagram of the sample/hold circuit 410 of FIG. 5 .
- the sample/hold circuit 410 of FIG. 8 is coupled between the signal line X 1 and the data line D 1 , and includes a transistor M 1 , a capacitor Ch, and five switches Sa, Sb, Sc, Ha, and Hb.
- Parasitic resistance components and parasitic capacitance components are formed in the data line D 1 , where parasitic resistance components are exemplified as R 1 and R 2 , and parasitic capacitance components are exemplified as C 1 , C 2 , and C 3 .
- the transistor M 1 is, according to one embodiment, a p-channel field-effect transistor, in particular, a metal oxide semiconductor field-effect transistor (MOSFET).
- the switch Sa is coupled between a power supply voltage VDD 1 a and a source of the transistor M 1 .
- the switch Ha is coupled between a power supply voltage VSS 1 and a drain of the transistor M 1 . Since, according to the illustrated embodiment, transistor M 1 is a p-channel type, the power supply voltage VDD 1 a has a voltage greater than the power supply voltage VSS 1 , and it is supplied by the vertical lines V 1 to Vn coupled to the power line 700 .
- the switch Sb is coupled between the signal line X 1 which is an input terminal and the gate of the transistor M 1 , and the switch Hb is coupled between the source of the transistor M 1 and the data line D 1 which is an output terminal.
- the switch Sc is coupled between the signal line X 1 and the drain of the transistor, and diode-connects the transistor M 1 when the switches Sb and Sc are turned on.
- the switch Sc can be coupled between the gate and the drain of the transistor M 1 to diode-connect the transistor M 1 .
- the switch Sb can be coupled between the signal line X 1 and the drain of the transistor M 1 .
- the switches Sa, Sb, and Sc are turned on/off at substantially the same time, and the switches Ha and Hb are turned on/off at substantially the same time.
- the transistor M 1 When the switches Sa, Sb, and Sc are turned on and the switches Ha and Hb are turned off, the transistor M 1 is diode-connected, the current is supplied to the capacitor Ch which is then charged with a voltage, the gate potential of the transistor M 1 is lowered, and the current accordingly flows to the drain from the source. Upon passage of a certain period of time, the charged voltage of the capacitor Ch is increased, and the drain current of the transistor M 1 corresponds to the data current I DATA provided from the signal line X 1 , the charged current of the capacitor Ch is no longer increased, and hence, the capacitor Ch is charged with a constant voltage.
- sample/hold circuit 410 samples the data current provided from the signal line X 1 .
- I DATA ⁇ 2 ⁇ ( V SG - V TH ) 2 Equation ⁇ ⁇ 1
- ⁇ is a constant determined by a channel width and a channel length of the transistor M 1
- V TH is an absolute threshold voltage of the transistor M 1 .
- the sample/hold circuit 410 holds the current to the data line D 1 .
- the sample/hold circuit 410 maintains the voltage charged in the capacitor Ch since the switches Sa, Sb, Sc, Ha, and Hb are turned off while the sample/hold circuit 420 of FIG. 5 performs sampling at time period T 2 . That is, the sample/hold circuit 410 enters a standby state.
- the switches Sa, Sb, and Sc correspond to the sampling switch S 1 of FIG. 5 since the sample/hold circuit 410 performs sampling when the switches Sa, Sb, and Sc are turned on, and the switches Ha and Hb correspond to the holding switch H 1 of FIG. 5 since the sample/hold circuit 410 performs holding when the switches Ha and Hb are turned on.
- the capacitor Ch and the transistor M 1 correspond to the data storage element 411 since they function to store a voltage corresponding to the data current.
- the switches Sa, Sb, Sc, Ha, and Hb may be realized with p-channel or n-channel FETS.
- the switches Sa, Sb, and Sc may be realized with first transistors having a same conductivity type, and the switches Ha and Hb realized with second transistors having a same conductivity type.
- switches Sa, Sb, and Sc may be realized with the p-channel transistors and the switches Ha and Hb realized with the n-channel transistors so that they may be driven according to the timing diagram of FIG. 6 .
- the sample/hold circuit 410 of FIG. 8 sources the data current to the signal line X 1 , that is, the input terminal during the sampling operation, and sinks the data current from the data line D 1 , that is, the output terminal during the holding operation. Accordingly, the sample/hold circuit 410 shown in FIG. 8 may be used together with the data driver 500 for sinking the data current at signal line X 1 , that is, a data driver having a current sink type output terminal. Since a driving IC having a current sink type output terminal is generally cheaper than a driving IC having a current source type output terminal, the cost of the data driver 500 is reduced.
- a sample/hold circuit having a current sink type input terminal and a current source type output terminal may be realized. No detailed description on the configuration of the sample/hold circuit will be provided since it will be apparent to a person skilled in the art.
- the demultiplexer of FIG. 5 sequentially samples the data current that has been time-divided and applied through the signal line X 1 during one horizontal period, and concurrently applies the sampled current to the data lines D 1 and D 2 during the next horizontal period. While performing a 1:N demultiplexing operation, the time for the demultiplexer to sample the data current corresponding to a single data line D 1 is about 1/N of one horizontal period. Therefore, demultiplexer 400 must generally sample the data current corresponding to the single data line during the time corresponding to 1/N of one horizontal period.
- the capacitance component at the signal line X 1 when the data driver 500 applies the data current through the signal line X 1 should be less than 1/N of the capacitance component at the data line D 1 when the demultiplexer 400 applies the sampled current through one data line D 1 , as described in detail with reference to FIGS. 9 to 12 .
- FIG. 9 shows a simplified view of a display device using a demultiplexer according to a second exemplary embodiment of the present invention.
- the display device includes a current precharge unit 800 provided between the demultiplexer 400 and the data driver 500 .
- the current precharge unit 800 transmits a precharge current MI DATA which is M (where M is a real number greater than 1) times the data current I DATA , to the signal lines X 1 to Xn/N before the data driver 500 transmits the data current to the demultiplexer 400 .
- the power line 700 passes between the current precharge unit 800 and the data driver 500 .
- the data driver 500 generates an additional current for generating the precharge current together with the data current.
- the additional current is (M ⁇ 1) times the data current I DATA , represented as (M ⁇ 1)I DATA , and is generated from the data current I DATA by using a current mirror circuit according to conventional mechanisms which are well known to those of skill in the art.
- FIG. 10 is a more detailed diagram of the demultiplexer unit 400 and current precharge unit 800 of FIG. 9 .
- each demultiplexer 401 included in the demultiplexer unit 400 is a 1:2 demultiplexer.
- the current precharge unit 800 includes a plurality of precharge circuits 810 each of which is coupled to a demultiplexer 401 .
- the precharge circuits 810 are coupled to the data driver 500 via respective signal lines X 1 to Xn/2.
- the precharge circuit 810 coupled to the signal line X 1 and the sample/hold circuit 410 coupled between the signal line X 1 and the data line D 1 will be described in detail with reference to FIG. 11 .
- the precharge circuit 810 includes a transistor M 2 and a switch Sd.
- the transistor M 2 has the same channel type as that of the transistor M 1 of the sample/hold circuit 410 .
- the transistor M 2 of FIG. 11 is illustrated to be a p-channel FET like transistor M 1 .
- a ratio W2/L2 of a channel width W2 to a channel length L2 of the transistor M 2 is M times a ratio W1/L1 of a channel width W1 to a channel length L1 of the transistor M 1 .
- the source of the transistor M 2 is coupled to the power supply voltage VDD 1 b
- the gate of the transistor M 2 is coupled to the signal line X 1 .
- the power supply voltage VDD 1 b is equal to power supply voltage VDD 1 a supplied to the sample/hold circuit 810 .
- Power supply voltage VDD 1 a and VDD 1 b may be provided by the same power source.
- a parasitic capacitance component is formed between the source and the gate of the transistor M 2 .
- a capacitor (not shown) may additionally be coupled to the source and the gate of the transistor M 2 .
- a switch Sd is coupled between the drain of the transistor M 2 and the signal line X 1 or between the drain and the gate of the transistor M 2 .
- the transistor M 2 is diode-connected when the switch Sd is turned on.
- FIGS. 12A and 12B show an operation of the precharge circuit 810 according to a second exemplary embodiment of the present invention.
- FIG. 13 shows a driving timing diagram for operating the precharge circuit 810 according to the second exemplary embodiment of the present invention.
- the switch Sd and the sampling switches S 1 , S 2 , S 3 , and S 4 that is, the switches Sa, Sb, and Sc are turned on when a respective control signal level is low
- the holding switches H 1 , H 2 , H 3 , and H 4 that is, the switches Ha and Hb are turned on when a respective control signal level is high.
- a precharge operation is performed so as to reduce a sampling time during the precharge period Tp 1 before the sample/hold circuit 410 samples the data current.
- the data driver 500 applies the data current I DATA and the additional current (M ⁇ 1)I DATA to the signal line X 1 .
- the switch Sd is turned on and the transistor M 2 is diode-connected. This causes precharge current MI DATA corresponding to M times the data current I DATA to be transmitted to the drain of the transistor M 2 through the signal line X 1 .
- Equation 3 may be obtained from Equation 1 which is satisfied when the data current I DATA is supplied to the sample/hold circuit 410 .
- MI DATA M ⁇ ⁇ ⁇ 2 ⁇ ( V SG2 - V TH2 ) 2 Equation ⁇ ⁇ 2
- V TH2 is a threshold voltage of the transistor M 2 .
- the source-gate voltage V SG2 at the transistor M 2 caused by the precharge current MI DATA corresponds to the source-gate voltage V SG at the transistor M 1 caused by the data current I DATA . Since the power supply voltages VDD 1 a , VDD 1 b at the sources of the transistors M 1 and M 2 are the same, the gate voltage at the transistor M 2 caused by the precharge current MI DATA corresponds to the gate voltage at the transistor M 1 caused by the data current I DATA . Therefore, the signal line X 1 can be charged with the precharge current MI DATA as a voltage corresponding to the data current I DATA .
- the signal line X 1 may be charged within a time that is shorter than the time for charging the signal line X 1 with the data current I DATA . Accordingly, the signal line X 1 can be charged with a voltage that is close to a voltage corresponding to the data current I DATA when the precharge time is short.
- the additional current (M ⁇ 1)I DATA is intercepted from the data driver 500 , and concurrently, the switch Sd is turned off and the switches Sa, Sb, and Sc (i.e., the switch S 1 of FIG. 10 ) are turned on during the sampling period Ts 1 .
- the data current I DATA provided from the signal line X 1 is transmitted to the drain of the transistor M 1 . This causes the capacitor Ch to be charged with the source-gate voltage V SG of the transistor M 1 given in Equation 1.
- the capacitor Ch is quickly charged with a voltage corresponding to the data current I DATA even when the signal line X 1 has a parasitic capacitance component.
- the precharge operation can be performed before a sampling operation of the sample/hold circuits 430 , 440 , 410 , and 420 which sequentially perform sampling in the demultiplexer 401 . That is, according to the embodiment illustrated in FIG.
- the time periods T 1 , T 2 , T 3 , and T 4 can be divided into precharge periods Tp 1 , Tp 2 , Tp 3 , and Tp 4 , and sampling periods Ts 1 , Ts 2 , Ts 3 , and Ts 4 .
- This allows data current I DATA to be sampled in a relatively short period of time since the signal line X 1 is precharged with a voltage which is close to a voltage corresponding to the data current I DATA before the respective sample/hold circuits 410 , 420 , 430 , and 440 sample the data current I DATA .
- the mechanism for precharging the signal lines X 1 to Xn/N between the data driver 500 and the demultiplexer unit 400 in the display device according to the second embodiment has been described.
- the signal lines X 1 to Xn/N can also be precharged via another mechanism, which will now be described according to a third exemplary embodiment.
- FIG. 14 shows an operation of a precharge circuit 810 a according to the third exemplary embodiment of the present invention.
- FIG. 15 shows a driving timing diagram for operating the precharge circuit 810 a according to the third exemplary embodiment of the present invention.
- the switch Sd and the sampling switches S 1 , S 2 , S 3 , and S 4 that is, the switches Sa, Sb, and Sc are turned on when the control signal level is low
- the holding switches H 1 , H 2 , H 3 , and H 4 that is, the switches Ha and Hb are turned on when the control signal level is high.
- the precharge mechanism according to the third embodiment uses circuits similar to the circuits illustrated in FIGS. 10 and 11 .
- Transistor M 2 ′ in precharge circuit 810 a has a ratio W2/L2 of the channel width to the channel length which is (M ⁇ 1) times a ratio W1/L1 of the channel width to the channel length of the transistor M 1 .
- sampling switches Sa, Sb, and Sc are turned on during the precharge periods Tp 1 , Tp 2 , Tp 3 , and Tp 4 .
- the switches Sa, Sb, and Sc i.e., the sampling switch S 1 of FIG. 10
- the switch Sd are turned on in response to the control signal and the transistors M 1 and M 2 ′ are respectively diode-connected during a precharge period Tp 1 .
- the data current I DATA and the additional current (M ⁇ 1)I DATA are concurrently applied to the signal line X 1 from the data driver 500 .
- the ratio W2/L2 of the channel width to the channel length of the transistor M 2 is (M ⁇ 1) times the ratio W1/L1 of the channel width to the channel length of the transistor M 1 , the current (M ⁇ 1)I DATA is transmitted to the drain of the transistor M 2 ′, and the current I DATA is transmitted to the drain of the transistor M 1 .
- the signal line X 1 is charged with a voltage that is close to a voltage corresponding to the data current I DATA .
- the sample/hold circuit 410 performs sampling during the precharge period Tp 1 .
- the switch Sd is turned off and the additional current (M ⁇ 1)I DATA is intercepted from the data driver 500 in response to the control signal.
- the voltage corresponding to data current I DATA provided from signal line X 1 is charged in capacitor Ch.
- the signal line X 1 is precharged with a voltage which is close to a voltage corresponding to the data current I DATA before the respective sample/hold circuits 430 , 440 , 410 , and 420 sample the data current I DATA .
- FIG. 16 shows a simplified circuit diagram of the pixel circuit.
- the pixel circuit 110 is coupled to the data line D 1 , and the data is programmed to the pixel circuit 110 by the current.
- pixel circuit 110 uses an electroluminescent light emission of organic matter.
- the pixel circuit 110 includes four transistors P 1 , P 2 , P 3 , and P 4 , a capacitor Cst, and a light emitting element OLED such as, for example, an organic light emitting diode.
- the transistors P 1 , P 2 , P 3 , and P 4 in FIG. 16 are illustrated to be p-channel FETS.
- the source of the transistor P 1 is coupled to a power supply voltage VDD 2 , and the capacitor Cst is coupled between the source and the gate of the transistor P 1 .
- the transistor P 2 is coupled between the data line D 1 and the gate of the transistor P 1 and responds to a select signal provided from the select scan line SE 1 .
- the transistor P 3 is coupled between the drain of the transistor P 1 and the data line D 1 , and diode-connects the transistors P 1 and P 2 in response to the select signal provided from the select scan line SE 1 .
- the transistor P 4 is coupled between the drain of the transistor P 1 and the light emitting element OLED, and transmits the current provided from the transistor P 1 to the light emitting element OLED in response to an emit signal provided from the emit scan line EM 1 .
- a cathode of the light emitting element OLED is coupled to a power supply voltage VSS 2 which is less than the power supply voltage VDD 2 .
- the transistors P 2 and P 3 are turned on by the select signal provided from the select scan line SE 1 , the current provided from the data line D 1 flows to the drain of the transistor P 1 , and the source-gate voltage of the transistor P 1 corresponding to the current is stored in the capacitor Cst.
- the transistor P 4 is turned on, the current I OLED of the transistor P 1 corresponding to the voltage stored in the capacitor Cst is supplied to the light emitting element OLED, and the light emitting element OLED accordingly emits light.
- the voltage drop in the vertical line V 1 is reduced since the power supply voltage VDD 2 is supplied by the vertical line V 1 in the pixel circuit, and the power lines 600 and 700 for transmitting voltages to the vertical line V 1 are formed on the top and the bottom of the display area.
- the demultiplexer unit has been described to perform 1:2 demultiplexing. However, a person of skill in the art will recognize that demultiplexer units for performing 1:N demultiplexing may also be employed. Also, the power supply voltage VDD 1 a of the sample/hold circuits has been described to be supplied from the vertical lines V 1 to Vn coupled to the power line 700 . However, the power supply voltage VDD 1 a can be supplied from different lines other than the vertical lines V 1 to Vn coupled to the power line 700 . Further, the driving mechanism described in the second and third embodiments may be applied to situations where the power line 700 is not coupled to the vertical lines V 1 to Vn.
- the voltage drop generated in the vertical lines is reduced by additionally providing a power line for supplying a power supply voltage in the display device using a demultiplexer, and the data current is sampled within the given time by precharging the signal line provided between the demultiplexer and the data driver.
Abstract
Description
- This application claims priority to and the benefit of Korean Patent Application No. 10-2003-0085077 filed on Nov. 27, 2003 in the Korean Intellectual Property Office, the entire content of which is incorporated herein by reference.
- (a) Field of the Invention
- The present invention relates to a display device using a demultiplexer, and a driving method thereof. More specifically, the present invention relates to a display device for performing demultiplexing by a sample/hold circuit.
- (b) Description of the Related Art
- A display device generally requires a scan driver for driving scan lines and a data driver for driving data lines. The data driver has as many output terminals as it has data lines to convert digital data signals into analog signals and apply them to all of the data lines. In general, the data driver is configured with a plurality of integrated circuits (ICs). The plurality of ICs are used to drive all of the data lines given that a single IC only contains a certain number of output terminal which is generally insufficient to drive all of the data lines. In order to reduce the number of data driver ICs without affecting the ability to drive all of the data lines, demultiplexers may be employed.
- For example, in the case of a 1:2 demultiplexer, the demultiplexer receives data signals that are time-divided and applied by the data driver through a signal line. The demultiplexer divides the data signals into two data groups, and outputs them to two data lines. Therefore, usage of a 1:2 demultiplexer reduces the number of data driver ICs by half. The recent trend with liquid crystal displays (LCDs) and organic electroluminescent displays is to mount the ICs for the data driver on the panel itself. In this instance, there is a greater need to reduce the number of data driver ICs.
- Under current technology, when the IC for the demultiplexer, the data driver, and the scan driver is manufactured to be directly mounted on the panel, power supply points, power supply lines, and power wiring are formed as shown in
FIG. 1 to supply power to the pixels. - Referring to
FIG. 1 , aleft scan driver 20 is provided on adisplay area 10 for applying select signals to select scan lines SE1 to SEm, and aright scan driver 30 is provided on thedisplay area 10 for applying signals for controlling light emission to emit scan lines EM1 to EMm. Ademultiplexer unit 40 and adata driver 50 are also provided on the display area for applying data signals to data lines D1 to Dm. In this instance,vertical lines 60 are formed for supplying power supply voltages to the respective pixels, and apower line 70 coupled to eachvertical line 60 on the top of the substrate is formed in the horizontal direction. Thepower line 70 and an externalpower supply line 80 surroundingscan drivers power supply point 90. - In this instance, since the current flows through the
power line 70 and thevertical line 60 when a power supply voltage is used in the pixels, a voltage drop (i.e., an IR drop) is generated in thepower line 70 and thevertical line 60 because of parasitic resistance provided in thepower line 70 and thevertical line 60. The further along thepower line 70 and thevertical line 60 from thepower supply point 90, the greater the voltage drop that is generated, the generated voltage drop being the greatest near the center of thepower line 70 and near the bottom of thevertical line 60. - In general, since the pixels have characteristic deviations of driving transistors, it is generally required to obtain a margin of the saturation area in the characteristic curve of the driving transistors. However, when a great voltage drop is generated, power consumption is increased due to a general need to enlarge the power supply voltage to obtain a sufficient margin of the saturation area. Also, when sample/hold circuits are used for 1:N demultiplexing in the demultiplexer, it is generally required to sample the data current which corresponds to a particular data line during a 1/N time of a single horizontal period, shortening the sampling time and hindering appropriate sampling of the data current.
- According to one embodiment, the present invention provides a display device using a demultiplexer for reducing a voltage drop.
- According to another embodiment, the present invention provides a display device for performing appropriate sampling within a given time.
- In accordance with an exemplary embodiment of the present invention, a signal line between a demultiplexer and a data driver is precharged with a precharge current before the data are sampled in the demultiplexer.
- According to one embodiment of the present invention, a display device includes a display area including a plurality of pixel circuits coupled to a plurality of data lines for transmitting data currents for displaying an image. The display device also includes a plurality of first signal lines and a data driver coupled to the first signal lines for transmitting multiplexed currents corresponding to the data currents to the first signal lines. A demultiplexer unit also included in the display device includes a plurality of demultiplexers demultiplexing the multiplexed currents, each said demultiplexer for transmitting corresponding said data currents to at least two of said data lines. The display device further includes a precharge unit transmitting a precharge currents associated with the multiplexed currents to the first signal lines in response to a control signal before the multiplexed currents are transmitted to the first signal lines.
- According to one embodiment, the demultiplexer includes a plurality of sample/hold circuits coupled to a corresponding one of said first signal lines. During a particular horizontal period, sample/hold circuits of one group from among the plurality of sample/hold circuits hold the data currents corresponding to a corresponding said multiplexed current sampled during a previous horizontal period to at the least two said data lines while sample/hold circuits of another group sequentially sample the corresponding said multiplexed current applied through the corresponding said first signal line.
- According to one embodiment, first and third sample/hold circuits form the sample/hold circuits of the one group, and second and fourth sample/hold circuits form the sample/hold circuits of the other group. The first and second sample/hold circuits have input terminals coupled to the corresponding one of said first signal lines and output terminals coupled to a first of the at least two said data lines. The third and fourth sample/hold circuits have input terminals coupled to the corresponding one of said first signal lines and output terminals coupled to a second of the at least two said data lines.
- According to one embodiment, sample/hold circuit includes a sampling switch being turned on in response to a sampling signal, a holding switch being turned on in response to a holding signal, and a data storage element. Each of the plurality of sample/hold circuit samples the corresponding said multiplexed current when the sampling switch is turned on and holds the data currents corresponding to the corresponding said multiplexed current sampled when the holding switch is turned on. According to one embodiment, the sampling signal is sequentially applied to each of the plurality of sample/hold circuits.
- According to one embodiment, data storage element includes a first transistor having a source coupled to a first power and a gate and a drain coupled to the corresponding one of said first signal lines in response to the sampling signal; and a first capacitor, coupled between the gate and the source of the first transistor, for storing a voltage corresponding to the data currents corresponding to the corresponding said multiplexed current transmitted to the gate and the drain.
- According to one embodiment, precharge unit includes a second transistor having a source coupled to the first power source, and a gate and a drain coupled to the corresponding one of said first signal lines in response to the control signal.
- According to one embodiment, the sampling signal is applied substantially concurrently with interception of the control signal. The precharge current is about M times the corresponding said multiplexed current, where M is a real number greater than 1. A ratio W2/L2 of the second transistor is about M times a ratio W1/L1 of the first transistor, where W1 and W2 are channel widths of respectively the first and second transistors, and L1 and L2 are channel lengths of respectively the first and second transistors.
- According to another embodiment, the sampling signal is applied substantially concurrently with the control signal, and the control signal is subsequently intercepted while the sampling signal is applied, the precharge current is about M times the corresponding said multiplexed current, where M is a real number greater than 1. A ratio W2/L2 of the second transistor is about (M−1) times a ratio W1/L1 of the first transistor, where W1 and W2 are channel widths of respectively the first and second transistors, and L1 and L2 are channel lengths of respectively the first and second transistors.
- According to one embodiment, the first and second transistors are transistors having a same conductive type.
- According to one embodiment, the sampling switch includes a first switch coupled between the gate of the first transistor and the corresponding one of said first signal lines, a second switch for diode-connecting the first transistor in response to the sampling signal, and a third switch coupled between the first power source and the source of the first transistor. The holding switch includes a fourth switch coupled between the drain of the first transistor and a second power source, and a fifth switch coupled between an output terminal of the sample/hold circuit and the first transistor.
- According one embodiment, the display area includes a plurality of second signal lines for supplying power supply voltages to the plurality of pixel circuist. The display device further includes a power line, formed between the demultiplex unit and the data driver and crossing the first signal line in a manner insulated from the first signal lines for transmitting the power supply voltages provided from the second signal lines.
- According to one embodiment, the first power is coupled to the power line.
- According to one embodiment, the precharge unit is formed between the demultiplexer unit and the data driver.
- According to one embodiment, each of the plurality of pixel circuits includes a capacitor for storing a voltage corresponding to one of said data currents transmitted through a corresponding one of said data lines, a third transistor having a source and a gate coupled to the second capacitor, the third transistor being the transistor to which current corresponding to the voltage stored in the capacitor flows, and a light emitting element for emitting light corresponding to the current of the third transistor.
- According to one embodiment, the light emitting element uses electroluminescent light emission of organic matter.
- According to another embodiment, the present invention is directed to a method for driving a display device including a plurality of pixel circuits coupled to a plurality of data lines for transmitting data currents for displaying an image, and a plurality of signal lines each corresponding to at least two of the plurality of data lines and transmitting currents corresponding to the data currents corresponding to the at least two of the plurality of data lines. The method includes applying a first precharge current to the one of the plurality of signal lines and applying to said one of the plurality of signal lines a first current corresponding to the data current to be applied to a corresponding first data line from the at least two data lines. The method further includes applying a second precharge current to said one of the plurality of signal lines and applying to said one of the plurality of signal lines a second current corresponding to the data current to be applied to a corresponding second data line from the at least two data lines. Data currents corresponding to the first and second currents are further applied to the corresponding first and second data lines. The first precharge current is M times the first current and the second precharge current is M times the second current, where M is a real number greater than 1.
- According to one embodiment, a first sample/hold circuit is invoked to sample the first current where the first sample/hold circuit is coupled between said one of the plurality of signal lines and the corresponding first data line. A second sample/hold circuit is invoked to sample the second current where the second sample/hold circuit is coupled between said one of the plurality of signal lines and the corresponding second data line.
- According to one embodiment, the first precharge current is transmitted to a precharge circuit coupled to said one of the plurality of signal lines when the first precharge current is applied to said one of the plurality of signal lines, and the second precharge current is transmitted to the precharge circuit when the second precharge current is applied to said one of the plurality of signal lines.
- According to one embodiment, the first precharge current transmitted to the precharge circuit coupled to said one of the plurality of signal lines is (M−1) times the first current, and the first current is transmitted to the first sample/hold circuit responsive to the first precharge current being applied to said one of the plurality of signal lines. The second precharge current transmitted to the precharge circuit is (M−1) times the second current, and the second current is transmitted to the second sample/hold circuit responsive to the second precharge current being applied to said one of the plurality of signal lines.
- In still another embodiment of the present invention, a display device includes a display area including first and second pixel circuits respectively coupled to first and second data lines. The display device also includes a signal line and a first circuit, coupled between the signal line and the first data line for holding a first data current for displaying an image to the first data line. The display device further includes a second circuit, coupled between the signal line and the second data line, for holding a second data current for displaying the image to the second data line. A data driver also included in the display device is coupled to the signal line for sequentially transmitting to the signal line first and second currents respectively corresponding to the first and second data currents. A precharge unit coupled to the signal line for transmitting a first precharge current to the signal line before the first current is applied to the signal line, and transmitting a second precharge current to the signal line before the second current is applied to the signal line. The first and second circuits respectively sample the first and second currents during a single horizontal period, and concurrently hold the first and second data currents respectively corresponding to the first and second currents during a subsequent horizontal period.
- According to one embodiment, the first precharge current is M times the first current and the second precharge current is M times the second current, where M is a real number greater than 1.
- The accompanying drawings, together with the specification, illustrate exemplary embodiments of the present invention, and, together with the description, serve to explain the principles of the present invention:
-
FIG. 1 shows a simplified view of a conventional display device using a demultiplexer; -
FIG. 2 shows a simplified view of a display device using a demultiplexer according to a first exemplary embodiment of the present invention; -
FIG. 3 shows the display device ofFIG. 2 including a plurality of data drivers and demultiplexer units; -
FIG. 4 shows a demultiplexer unit according to an exemplary embodiment of the present invention; -
FIG. 5 shows a demultiplexer including sample/hold circuits; -
FIG. 6 shows a driving timing diagram of switches in the demultiplexer ofFIG. 5 ; -
FIGS. 7A to 7D show an operation of the demultiplexer ofFIG. 5 according to the timing diagram ofFIG. 6 ; -
FIG. 8 shows a simplified circuit diagram of the sample/hold circuit ofFIG. 5 ; -
FIG. 9 shows a simplified view of a display device using a demultiplexer according to a second exemplary embodiment of the present invention; -
FIG. 10 shows a diagram of a data driver, a current precharge unit, and a demultiplexer unit ofFIG. 9 ; -
FIG. 11 shows a sample/hold circuit and a demultiplexer; -
FIGS. 12A and 12B show an operation of a precharge circuit and sample/hold circuit according to a second exemplary embodiment of the present invention; -
FIG. 13 shows a driving timing diagram for operating a precharge circuit and sample/hold circuit according to a second exemplary embodiment of the present invention; -
FIG. 14 shows an operation of a precharge circuit and sample/hold circuit according to a third exemplary embodiment of the present invention; -
FIG. 15 shows a driving timing diagram for operating a precharge circuit and a sample/hold circuit according to a third exemplary embodiment of the present invention; and -
FIG. 16 shows a simplified circuit diagram of a pixel circuit. - In the following detailed description, only exemplary embodiments of the present invention are shown and described, simply by way of illustration. As those skilled in the art would realize, the described exemplary embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not restrictive.
-
FIG. 2 shows a simplified view of a display device using a demultiplexer according to a first exemplary embodiment of the present invention.FIG. 3 shows a diagram of the display device ofFIG. 2 including a plurality of data drivers and demultiplexers. - As shown in
FIG. 2 , the display device includes aninsulation substrate 1 divided into adisplay area 100 which is visible to a user of the display device as a screen, and an outer surrounding area. Aselect scan driver 200, an emitscan driver 300, ademultiplexer unit 400, and adata driver 500 are formed on the surrounding area. According to one embodiment, thedata driver 500 may be formed not on the surrounding area of theinsulation substrate 1, but rather, at a separate position, and be coupled to theinsulation substrate 1, which is different from the embodiment illustrated inFIG. 2 . - The
display area 100 includes a plurality of data lines D1 to Dn, a plurality of select scan lines SE1 to SEm, a plurality of emit scan lines EM1 to EMm, and a plurality ofpixel circuits 110. According to one embodiment, the select and emit scan lines SE1 to SEm and EM1 to EMm are formed on theinsulation substrate 1, and gate electrodes (not illustrated) are coupled to the respective scan lines SE1 to SEm and EM1 to EMm which are covered with an insulation film (not illustrated). A semiconductor layer (not illustrated) made of silicon, such as, for example, amorphous silicon or polycrystalline silicon, is formed on the bottom of the gate electrode with an insulation layer therebetween. The data lines D1 to Dn are formed on the insulation film which covers the scan lines SE1 to SEm and EM1 to EMm, and source and drain electrodes are coupled to the respective data lines D1 to Dn. A gate electrode, a source electrode, and a drain electrode configure three terminals of a thin-film transistor (TFT), and a semiconductor layer provided between the source electrode and the drain electrode is a channel layer of the transistor. - Referring to
FIG. 2 , the data lines D1 to Dn extend in the vertical direction and transmit data currents for displaying images to thepixel circuits 110. The select scan lines SE1 to SEm and the emit scan lines EM1 to EMm extend in the horizontal direction and transmit select signals and emit signals to thepixel circuits 110, respectively. Two adjacent data lines and two adjacent select scan lines define a pixel area where thepixel circuit 110 is formed. - According to one embodiment, the
select scan driver 200 sequentially applies the select signals to the select scan lines SE1 to SEm, and the emitscan driver 300 sequentially applies the emit signals to the emit scan lines EM1 to EMm. Thedata driver 500 time-divides, that is, multiplexes and applies the data signals to thedemultiplexer unit 400, and thedemultiplexer unit 400 applies the time-divided data signals to the data lines D1 to Dn. When thedemultiplexer unit 400 performs 1:N demultiplexing, the number of signal lines X1 to Xn/N for transmitting the data signals to thedemultiplexer unit 400 from thedata driver 500 is n/N. That is, a signal line X1 transmits the multiplexed and applied data signals to the N data lines D1 to DN. - In this instance, the select and emit
scan drivers demultiplexer unit 400, and thedata driver 500 are mounted in an IC format on theinsulation substrate 1, and coupled to the scan lines SE1 to SEm and EM1 to EMm, the signal lines X1 to Xn/N, and the data lines D1 to Dn formed on theinsulation substrate 1. In addition, the select and emitscan drivers demultiplexer unit 400, and/or thedata driver 500 may be formed on the same layer as the layers on which the scan lines SE1 to SEm and EM1 to EMm, the signal lines X1 to Xn/N, the data lines D1 to Dn, and transistors of the pixel circuits are formed on theinsulation substrate 1. Further, thedata driver 500 may be mounted as a chip on a tape carrier package (TCP), a flexible printed circuit (FPC), or a tape automatic bonding (TAB) coupled to thedemultiplexer unit 400. - Referring again to
FIG. 2 , a plurality of vertical lines V1 to Vn transmit a power supply voltage to thepixel circuits 110 on thedisplay area 100. The vertical lines V1 to Vn may be formed on the same layer as that of the data lines D1 to Dn without being superimposed on the scan lines SE1 to SEm and EM1 to EMm. Apower line 600 formed in the horizontal direction on the top of theinsulation substrate 1 is coupled to first ends of the vertical lines V1 to Vn. Apower line 700 formed in the horizontal direction passes between thedemultiplexer unit 400 and thedata driver 500. The vertical lines V1 to Vn extend to pass through thedemultiplexer unit 400, and couple second ends of the vertical lines V1 to Vn to thepower line 700. In this instance, thepower line 700 is formed on a layer different from that of the signal lines X1 to Xn/N so that thepower line 700 may not be superimposed on the signal lines X1 to Xn/N. -
Power supply lines insulation substrate 1 and coupled to thepower line 600 of thedisplay area 100 through first power supply points 630 and 640. In a similar manner,power supply lines insulation substrate 1 and coupled to thepower line 700 of thedisplay area 100 through power supply points 730 and 740. Thepower supply lines scan drivers power supply lines power supply lines power supply lines - In this instance, first ends of the
power supply lines - According to one embodiment, the
power lines power supply lines - Accordingly, four power supply points 630, 640, 730, 740 are formed on the
insulation substrate 1 to help solve the voltage drop generated at the bottom of the vertical lines V1 to Vn. - When a plurality of
demultiplexer units 400 a, 400 b anddata drivers 500 a, 500 b are formed as shown inFIG. 3 ,power supply lines data drivers 500 a, 500 b to increase the number of power supply points 630, 640, 730 a, 730 b, 740 a, 740 b. - Referring to FIGS. 4 to 8, a display device with a demultiplexer unit including sample/hold circuits will be described. For ease of description, the demultiplexer unit is described to perform 1:2 demultiplexing employing the first signal line X1 and the data lines D1 and D2 corresponding to the signal line X1.
- As shown in
FIG. 4 , thedemultiplexer unit 400 includes a plurality ofdemultiplexers 401. Referring toFIGS. 4 and 5 , thedemultiplexer 401 includes four sample/hold circuits hold circuits data storage units hold circuits data storage units data storage units hold circuits hold circuits hold circuits - When the sampling switches S1, S2, S3, and S4 are turned on, sample/
hold circuits data storage units hold circuits data storage units - Referring to
FIG. 5 , the sample/hold circuits hold circuits hold circuits hold circuits - According to one embodiment of the invention, a sampling function of the sample/hold circuit includes recording an input current in a data storage element in voltage format, a standby function includes maintaining the data recorded in the data storage element, and a holding function includes outputting a current corresponding to the data recorded in the data storage element.
- Referring to
FIGS. 6 and 7 A to 7D, an operation of the demultiplexer shown inFIG. 5 will be described. -
FIG. 6 shows a driving timing diagram of switches in the demultiplexer ofFIG. 5 , andFIGS. 7A to 7D show an operation of the demultiplexer ofFIG. 5 according to the timing diagram ofFIG. 6 . According to this timing diagram, sampling switches S1, S2, S3, and S4 are turned on when an associated control signal level is low, and the holding switches H1, H2, H3, and H4 are turned on when an associated control signal level is high. - Referring to
FIGS. 6 and 7 A, the sampling switch S1 and the holding switches H3 and H4 are turned on in response to a control signal at time period T1. When the sampling switch S1 is turned on, the sample/hold circuit 410 samples the data current applied through the signal line X1 into thestorage element 411. When the holding switches H3 and H4 are turned on, the sample/hold circuits storage elements hold circuit 420 with the turned-off sampling switch S2 and the holding switch H2 stand by. - Referring to
FIGS. 6 and 7 B, the sampling switch S1 is turned off and the sampling switch S2 is turned on in response to a control signal while the holding switches H3 and H4 are turned on at time period T2. Since the holding switches H3 and H4 are turned on, the currents corresponding to the data stored in thestorage elements hold circuit 420 samples the data current applied through the signal line X1 into thestorage element 421. - Referring to
FIGS. 6 and 7 C, the sampling switch S2 and the holding switches H3 and H4 are turned off and the sampling switch S3 and the holding switches H1 and H2 are turned on in response to a control signal at time period T3. When the sampling switch S3 is turned on, the sample/hold circuit 430 samples the data current applied through the signal line X1 into thestorage element 431. When the holding switches H1 and H2 are turned on, the sample/hold circuits storage elements - Referring to
FIGS. 6 and 7 D, the sampling switch S3 is turned off and the sampling switch S4 is turned on in response to a control signal while the holding switches H1 and H2 are turned on at time period T4. Since the holding switches H1 and H2 are turned on, the currents corresponding to the data stored in thestorage elements hold circuit 440 samples the data current applied through the signal line X1 into thestorage element 441. - As described, the sample/
hold circuits demultiplexer 401 are classified into two groups according to the sampling and holding operations. The sample/hold circuits hold circuits hold circuits hold circuits - In this instance, time periods T1 and T2 correspond to a period during which data is applied to a pixel circuit coupled to a one-row of a scan line according to a select signal (hereinafter referred to as a “horizontal period”), and time periods T3 and T4 correspond to a next horizontal period. Sufficient time for programming data to the pixels may therefore be obtained since the data current may be consecutively applied to a particular data line during a single horizontal period, and the data current may be transmitted to the particular data line during a particular frame since time periods T1 to T4 are repeated.
- Since the four sample/hold circuits included in the demultiplexer of
FIG. 5 may be substantially identically realized, one of the sample/hold circuits, namely, sample/hold circuit 410 ofFIG. 5 , will be described in more detail with reference toFIG. 8 . -
FIG. 8 shows a brief circuit diagram of the sample/hold circuit 410 ofFIG. 5 . - The sample/
hold circuit 410 ofFIG. 8 is coupled between the signal line X1 and the data line D1, and includes a transistor M1, a capacitor Ch, and five switches Sa, Sb, Sc, Ha, and Hb. Parasitic resistance components and parasitic capacitance components are formed in the data line D1, where parasitic resistance components are exemplified as R1 and R2, and parasitic capacitance components are exemplified as C1, C2, and C3. The transistor M1 is, according to one embodiment, a p-channel field-effect transistor, in particular, a metal oxide semiconductor field-effect transistor (MOSFET). - The switch Sa is coupled between a power supply voltage VDD1 a and a source of the transistor M1. The switch Ha is coupled between a power supply voltage VSS1 and a drain of the transistor M1. Since, according to the illustrated embodiment, transistor M1 is a p-channel type, the power supply voltage VDD1 a has a voltage greater than the power supply voltage VSS1, and it is supplied by the vertical lines V1 to Vn coupled to the
power line 700. The switch Sb is coupled between the signal line X1 which is an input terminal and the gate of the transistor M1, and the switch Hb is coupled between the source of the transistor M1 and the data line D1 which is an output terminal. The switch Sc is coupled between the signal line X1 and the drain of the transistor, and diode-connects the transistor M1 when the switches Sb and Sc are turned on. In this instance, the switch Sc can be coupled between the gate and the drain of the transistor M1 to diode-connect the transistor M1. When the switch Sc is coupled between the gate and the drain of the transistor M1, the switch Sb can be coupled between the signal line X1 and the drain of the transistor M1. - An operation of the sample/
hold circuit 410 ofFIG. 8 will be described. According to one embodiment, the switches Sa, Sb, and Sc are turned on/off at substantially the same time, and the switches Ha and Hb are turned on/off at substantially the same time. - When the switches Sa, Sb, and Sc are turned on and the switches Ha and Hb are turned off, the transistor M1 is diode-connected, the current is supplied to the capacitor Ch which is then charged with a voltage, the gate potential of the transistor M1 is lowered, and the current accordingly flows to the drain from the source. Upon passage of a certain period of time, the charged voltage of the capacitor Ch is increased, and the drain current of the transistor M1 corresponds to the data current IDATA provided from the signal line X1, the charged current of the capacitor Ch is no longer increased, and hence, the capacitor Ch is charged with a constant voltage. In this instance, the relation between an absolute value VSG of a voltage between the source and the gate of the transistor M1 (hereinafter referred to as a “source-gate voltage”) and the data current IDATA provided from the signal line X1 satisfies
Equation 1. In this manner, sample/hold circuit 410 samples the data current provided from the signal line X1. - Equation 1
- where β is a constant determined by a channel width and a channel length of the transistor M1, and VTH is an absolute threshold voltage of the transistor M1.
- When the switches Sa, Sb, and Sc are turned off and the switches Ha and Hb are turned on, the current corresponding to the source-gate voltage VSG charged in the capacitor Ch, that is, the data current IDATA is transmitted to the data line D1 through the switch Hb. In this manner, the sample/
hold circuit 410 holds the current to the data line D1. - The sample/
hold circuit 410 maintains the voltage charged in the capacitor Ch since the switches Sa, Sb, Sc, Ha, and Hb are turned off while the sample/hold circuit 420 ofFIG. 5 performs sampling at time period T2. That is, the sample/hold circuit 410 enters a standby state. - The switches Sa, Sb, and Sc correspond to the sampling switch S1 of
FIG. 5 since the sample/hold circuit 410 performs sampling when the switches Sa, Sb, and Sc are turned on, and the switches Ha and Hb correspond to the holding switch H1 ofFIG. 5 since the sample/hold circuit 410 performs holding when the switches Ha and Hb are turned on. The capacitor Ch and the transistor M1 correspond to thedata storage element 411 since they function to store a voltage corresponding to the data current. The switches Sa, Sb, Sc, Ha, and Hb may be realized with p-channel or n-channel FETS. The switches Sa, Sb, and Sc may be realized with first transistors having a same conductivity type, and the switches Ha and Hb realized with second transistors having a same conductivity type. For example, switches Sa, Sb, and Sc may be realized with the p-channel transistors and the switches Ha and Hb realized with the n-channel transistors so that they may be driven according to the timing diagram ofFIG. 6 . - The sample/
hold circuit 410 ofFIG. 8 sources the data current to the signal line X1, that is, the input terminal during the sampling operation, and sinks the data current from the data line D1, that is, the output terminal during the holding operation. Accordingly, the sample/hold circuit 410 shown inFIG. 8 may be used together with thedata driver 500 for sinking the data current at signal line X1, that is, a data driver having a current sink type output terminal. Since a driving IC having a current sink type output terminal is generally cheaper than a driving IC having a current source type output terminal, the cost of thedata driver 500 is reduced. - Also, when the transistor M1 is realized with an n-channel FET and the relative voltage levels of the power supply voltages VDD1 a and VSS1 are exchanged with each other in
FIG. 8 , a sample/hold circuit having a current sink type input terminal and a current source type output terminal may be realized. No detailed description on the configuration of the sample/hold circuit will be provided since it will be apparent to a person skilled in the art. - As described, the demultiplexer of
FIG. 5 sequentially samples the data current that has been time-divided and applied through the signal line X1 during one horizontal period, and concurrently applies the sampled current to the data lines D1 and D2 during the next horizontal period. While performing a 1:N demultiplexing operation, the time for the demultiplexer to sample the data current corresponding to a single data line D1 is about 1/N of one horizontal period. Therefore,demultiplexer 400 must generally sample the data current corresponding to the single data line during the time corresponding to 1/N of one horizontal period. In order to do this, the capacitance component at the signal line X1 when thedata driver 500 applies the data current through the signal line X1 should be less than 1/N of the capacitance component at the data line D1 when thedemultiplexer 400 applies the sampled current through one data line D1, as described in detail with reference to FIGS. 9 to 12. -
FIG. 9 shows a simplified view of a display device using a demultiplexer according to a second exemplary embodiment of the present invention. - As shown, the display device includes a current
precharge unit 800 provided between thedemultiplexer 400 and thedata driver 500. The currentprecharge unit 800 transmits a precharge current MIDATA which is M (where M is a real number greater than 1) times the data current IDATA, to the signal lines X1 to Xn/N before thedata driver 500 transmits the data current to thedemultiplexer 400. Thepower line 700 passes between the currentprecharge unit 800 and thedata driver 500. Also, thedata driver 500 generates an additional current for generating the precharge current together with the data current. The additional current is (M−1) times the data current IDATA, represented as (M−1)IDATA, and is generated from the data current IDATA by using a current mirror circuit according to conventional mechanisms which are well known to those of skill in the art. -
FIG. 10 is a more detailed diagram of thedemultiplexer unit 400 and currentprecharge unit 800 ofFIG. 9 . In the embodiment illustrated inFIG. 10 , eachdemultiplexer 401 included in thedemultiplexer unit 400 is a 1:2 demultiplexer. However, a person of skill in the art should recognize thatFIG. 10 may be expanded to cover a 1:N demultiplexer. In the embodiment illustrated inFIG. 10 , the currentprecharge unit 800 includes a plurality ofprecharge circuits 810 each of which is coupled to ademultiplexer 401. Theprecharge circuits 810 are coupled to thedata driver 500 via respective signal lines X1 to Xn/2. Since one sample/hold circuit corresponding to the data current from among the sample/hold circuits data driver 500, theprecharge circuit 810 coupled to the signal line X1 and the sample/hold circuit 410 coupled between the signal line X1 and the data line D1 will be described in detail with reference toFIG. 11 . - As illustrated in
FIGS. 10 and 11 , theprecharge circuit 810 includes a transistor M2 and a switch Sd. According to one embodiment, the transistor M2 has the same channel type as that of the transistor M1 of the sample/hold circuit 410. The transistor M2 ofFIG. 11 is illustrated to be a p-channel FET like transistor M1. A ratio W2/L2 of a channel width W2 to a channel length L2 of the transistor M2 is M times a ratio W1/L1 of a channel width W1 to a channel length L1 of the transistor M1. The source of the transistor M2 is coupled to the power supply voltage VDD1 b, and the gate of the transistor M2 is coupled to the signal line X1. According to one embodiment, the power supply voltage VDD1 b is equal to power supply voltage VDD1 a supplied to the sample/hold circuit 810. Power supply voltage VDD1 a and VDD1 b may be provided by the same power source. A parasitic capacitance component is formed between the source and the gate of the transistor M2. A capacitor (not shown) may additionally be coupled to the source and the gate of the transistor M2. A switch Sd is coupled between the drain of the transistor M2 and the signal line X1 or between the drain and the gate of the transistor M2. The transistor M2 is diode-connected when the switch Sd is turned on. -
FIGS. 12A and 12B show an operation of theprecharge circuit 810 according to a second exemplary embodiment of the present invention.FIG. 13 shows a driving timing diagram for operating theprecharge circuit 810 according to the second exemplary embodiment of the present invention. Referring toFIG. 13 , the switch Sd and the sampling switches S1, S2, S3, and S4, that is, the switches Sa, Sb, and Sc are turned on when a respective control signal level is low, and the holding switches H1, H2, H3, and H4, that is, the switches Ha and Hb are turned on when a respective control signal level is high. - Referring to
FIGS. 12A and 13 , a precharge operation is performed so as to reduce a sampling time during the precharge period Tp1 before the sample/hold circuit 410 samples the data current. In detail, thedata driver 500 applies the data current IDATA and the additional current (M−1)IDATA to the signal line X1. Concurrently with this, the switch Sd is turned on and the transistor M2 is diode-connected. This causes precharge current MIDATA corresponding to M times the data current IDATA to be transmitted to the drain of the transistor M2 through the signal line X1. Because the ratio W2/L2 of the channel width to the channel length of the transistor M2 is M times the ratio W1/L1 of the channel width to the channel length of the transistor M1, a constant of the transistor M2 which is determined by the channel width and length of transistor M2 is M times a constant β of the transistor M1 which is determined by the channel width and length of transistor M1. Since the source-gate voltage VSG2 at the transistor M2 is given inEquation 2 from this,Equation 3 may be obtained fromEquation 1 which is satisfied when the data current IDATA is supplied to the sample/hold circuit 410. -
Equation 2 - where VTH2 is a threshold voltage of the transistor M2.
-
Equation 3 - Referring to
Equation 3, when the threshold voltage VTH of transistor M1 corresponds to the threshold voltage VTH2 of the transistor M2, the source-gate voltage VSG2 at the transistor M2 caused by the precharge current MIDATA corresponds to the source-gate voltage VSG at the transistor M1 caused by the data current IDATA. Since the power supply voltages VDD1 a, VDD1 b at the sources of the transistors M1 and M2 are the same, the gate voltage at the transistor M2 caused by the precharge current MIDATA corresponds to the gate voltage at the transistor M1 caused by the data current IDATA. Therefore, the signal line X1 can be charged with the precharge current MIDATA as a voltage corresponding to the data current IDATA. - As described above, it takes time to charge the signal line X1 with a voltage corresponding to the data current IDATA according to the precharge current MIDATA because of the parasitic capacitance component formed in the signal line X1. However, because precharge current MIDATA is a current that is M times greater than the data current IDATA, the signal line X1 may be charged within a time that is shorter than the time for charging the signal line X1 with the data current IDATA. Accordingly, the signal line X1 can be charged with a voltage that is close to a voltage corresponding to the data current IDATA when the precharge time is short.
- Referring to
FIGS. 12B and 13 , the additional current (M−1)IDATA is intercepted from thedata driver 500, and concurrently, the switch Sd is turned off and the switches Sa, Sb, and Sc (i.e., the switch S1 ofFIG. 10 ) are turned on during the sampling period Ts1. The data current IDATA provided from the signal line X1 is transmitted to the drain of the transistor M1. This causes the capacitor Ch to be charged with the source-gate voltage VSG of the transistor M1 given inEquation 1. In particular, since the precharge voltage close to the data current IDATA is applied to the signal line X1 according to the precharge operation, the capacitor Ch is quickly charged with a voltage corresponding to the data current IDATA even when the signal line X1 has a parasitic capacitance component. In this manner, a precharge operation for one sample/hold circuit 410 has been exemplified. The precharge operation can be performed before a sampling operation of the sample/hold circuits demultiplexer 401. That is, according to the embodiment illustrated inFIG. 13 , the time periods T1, T2, T3, and T4 can be divided into precharge periods Tp1, Tp2, Tp3, and Tp4, and sampling periods Ts1, Ts2, Ts3, and Ts4. This allows data current IDATA to be sampled in a relatively short period of time since the signal line X1 is precharged with a voltage which is close to a voltage corresponding to the data current IDATA before the respective sample/hold circuits - The mechanism for precharging the signal lines X1 to Xn/N between the
data driver 500 and thedemultiplexer unit 400 in the display device according to the second embodiment has been described. The signal lines X1 to Xn/N can also be precharged via another mechanism, which will now be described according to a third exemplary embodiment. -
FIG. 14 shows an operation of a precharge circuit 810 a according to the third exemplary embodiment of the present invention.FIG. 15 shows a driving timing diagram for operating the precharge circuit 810 a according to the third exemplary embodiment of the present invention. As illustrated inFIG. 15 , the switch Sd and the sampling switches S1, S2, S3, and S4, that is, the switches Sa, Sb, and Sc are turned on when the control signal level is low, and the holding switches H1, H2, H3, and H4, that is, the switches Ha and Hb are turned on when the control signal level is high. - The precharge mechanism according to the third embodiment uses circuits similar to the circuits illustrated in
FIGS. 10 and 11 . Transistor M2′ in precharge circuit 810 a has a ratio W2/L2 of the channel width to the channel length which is (M−1) times a ratio W1/L1 of the channel width to the channel length of the transistor M1. According to this embodiment, sampling switches Sa, Sb, and Sc are turned on during the precharge periods Tp1, Tp2, Tp3, and Tp4. - Referring to
FIGS. 14 and 15 , the switches Sa, Sb, and Sc (i.e., the sampling switch S1 ofFIG. 10 ) and the switch Sd are turned on in response to the control signal and the transistors M1 and M2′ are respectively diode-connected during a precharge period Tp1. The data current IDATA and the additional current (M−1)IDATA are concurrently applied to the signal line X1 from thedata driver 500. Since the ratio W2/L2 of the channel width to the channel length of the transistor M2 is (M−1) times the ratio W1/L1 of the channel width to the channel length of the transistor M1, the current (M−1)IDATA is transmitted to the drain of the transistor M2′, and the current IDATA is transmitted to the drain of the transistor M1. As a result, the signal line X1 is charged with a voltage that is close to a voltage corresponding to the data current IDATA. The sample/hold circuit 410 performs sampling during the precharge period Tp1. - During the sampling period Ts1, the switch Sd is turned off and the additional current (M−1)IDATA is intercepted from the
data driver 500 in response to the control signal. As in the embodiment illustrated inFIG. 12B , the voltage corresponding to data current IDATA provided from signal line X1 is charged in capacitor Ch. - When predetermined initial periods of periods T1, T2, T3, and T4 are established to be the precharge periods Tp1, Tp2, Tp3, and Tp4, the signal line X1 is precharged with a voltage which is close to a voltage corresponding to the data current IDATA before the respective sample/
hold circuits - Referring to
FIG. 16 , a pixel circuit formed at the pixel area of the display device according to the first to third embodiments will be described.FIG. 16 shows a simplified circuit diagram of the pixel circuit. - As shown, the
pixel circuit 110 is coupled to the data line D1, and the data is programmed to thepixel circuit 110 by the current. According to one embodiment,pixel circuit 110 uses an electroluminescent light emission of organic matter. Thepixel circuit 110 includes four transistors P1, P2, P3, and P4, a capacitor Cst, and a light emitting element OLED such as, for example, an organic light emitting diode. The transistors P1, P2, P3, and P4 inFIG. 16 are illustrated to be p-channel FETS. - The source of the transistor P1 is coupled to a power supply voltage VDD2, and the capacitor Cst is coupled between the source and the gate of the transistor P1. The transistor P2 is coupled between the data line D1 and the gate of the transistor P1 and responds to a select signal provided from the select scan line SE1. The transistor P3 is coupled between the drain of the transistor P1 and the data line D1, and diode-connects the transistors P1 and P2 in response to the select signal provided from the select scan line SE1. The transistor P4 is coupled between the drain of the transistor P1 and the light emitting element OLED, and transmits the current provided from the transistor P1 to the light emitting element OLED in response to an emit signal provided from the emit scan line EM1. A cathode of the light emitting element OLED is coupled to a power supply voltage VSS2 which is less than the power supply voltage VDD2.
- In this instance, when the transistors P2 and P3 are turned on by the select signal provided from the select scan line SE1, the current provided from the data line D1 flows to the drain of the transistor P1, and the source-gate voltage of the transistor P1 corresponding to the current is stored in the capacitor Cst. When an emit signal is applied from the emit scan line EM1, the transistor P4 is turned on, the current IOLED of the transistor P1 corresponding to the voltage stored in the capacitor Cst is supplied to the light emitting element OLED, and the light emitting element OLED accordingly emits light.
- According to one embodiment, the voltage drop in the vertical line V1 is reduced since the power supply voltage VDD2 is supplied by the vertical line V1 in the pixel circuit, and the
power lines - The demultiplexer unit has been described to perform 1:2 demultiplexing. However, a person of skill in the art will recognize that demultiplexer units for performing 1:N demultiplexing may also be employed. Also, the power supply voltage VDD1 a of the sample/hold circuits has been described to be supplied from the vertical lines V1 to Vn coupled to the
power line 700. However, the power supply voltage VDD1 a can be supplied from different lines other than the vertical lines V1 to Vn coupled to thepower line 700. Further, the driving mechanism described in the second and third embodiments may be applied to situations where thepower line 700 is not coupled to the vertical lines V1 to Vn. - According to the present invention, the voltage drop generated in the vertical lines is reduced by additionally providing a power line for supplying a power supply voltage in the display device using a demultiplexer, and the data current is sampled within the given time by precharging the signal line provided between the demultiplexer and the data driver.
- While this invention has been described in connection with what is presently considered to be the practical exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.
Claims (26)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030085077A KR100578913B1 (en) | 2003-11-27 | 2003-11-27 | Display device using demultiplexer and driving method thereof |
KR10-2003-0085077 | 2003-11-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050140666A1 true US20050140666A1 (en) | 2005-06-30 |
US7728827B2 US7728827B2 (en) | 2010-06-01 |
Family
ID=34698370
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/997,485 Active 2027-05-24 US7728827B2 (en) | 2003-11-27 | 2004-11-22 | Display device using demultiplexer and driving method thereof |
Country Status (4)
Country | Link |
---|---|
US (1) | US7728827B2 (en) |
JP (1) | JP4459028B2 (en) |
KR (1) | KR100578913B1 (en) |
CN (1) | CN100369080C (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060221701A1 (en) * | 2005-04-01 | 2006-10-05 | Au Optronics Corp. | Time division driven display and method for driving same |
US20060232541A1 (en) * | 2005-04-19 | 2006-10-19 | Yasuyuki Kudo | Display device and method for driving a display device |
US20060250332A1 (en) * | 2005-04-18 | 2006-11-09 | Wintek Corporation | Data de-multiplexer and control method thereof |
US20070057877A1 (en) * | 2005-09-15 | 2007-03-15 | Sang-Moo Choi | Organic light emitting display device and method of operating the same |
US20080062089A1 (en) * | 2006-09-13 | 2008-03-13 | Samsung Sdi Co., Ltd. | Organic electro luminescence display device and driving method for the same |
US20110084958A1 (en) * | 2009-10-09 | 2011-04-14 | Sang-Moo Choi | Organic light emitting display and method of driving the same |
TWI562120B (en) * | 2015-11-11 | 2016-12-11 | Au Optronics Corp | Pixel circuit |
US20180033386A1 (en) * | 2016-07-26 | 2018-02-01 | Seiko Epson Corporation | Electro-optical device and electronic apparatus |
CN109887458A (en) * | 2019-03-26 | 2019-06-14 | 厦门天马微电子有限公司 | Display panel and display device |
US10733929B2 (en) * | 2017-01-06 | 2020-08-04 | Kunshan New Flat Panel Display Technology Center Co., Ltd. | Integrated circuit, mobile phone and display |
US11003034B2 (en) | 2018-05-23 | 2021-05-11 | AU Optronics (Kunshan) Co., Ltd. | Display device |
US20220383803A1 (en) * | 2021-05-31 | 2022-12-01 | Lg Display Co., Ltd. | Display panel, display device including display panel, and personal immersive system using display device |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100589381B1 (en) | 2003-11-27 | 2006-06-14 | 삼성에스디아이 주식회사 | Display device using demultiplexer and driving method thereof |
KR100600350B1 (en) | 2004-05-15 | 2006-07-14 | 삼성에스디아이 주식회사 | demultiplexer and Organic electroluminescent display using thereof |
JP2007108503A (en) * | 2005-10-14 | 2007-04-26 | Toshiba Matsushita Display Technology Co Ltd | Active matrix type display device and its driving method |
CN102646389B (en) * | 2011-09-09 | 2014-07-23 | 京东方科技集团股份有限公司 | Organic light emitting diode (OLED) panel and OLED panel driving method |
US20150049105A1 (en) * | 2013-08-13 | 2015-02-19 | Mediatek Inc. | Data processing apparatus for transmitting/receiving indication information of pixel data grouping setting via display interface and related data processing method |
KR102261352B1 (en) * | 2014-12-31 | 2021-06-04 | 엘지디스플레이 주식회사 | Data controling circuit and flat panel display device |
USD859746S1 (en) * | 2016-05-06 | 2019-09-10 | Container Limited | Compact |
CN106356026B (en) * | 2016-11-30 | 2019-02-01 | 广东聚华印刷显示技术有限公司 | A kind of driving method of display device and display device |
CN112259036B (en) * | 2020-11-06 | 2023-12-22 | 合肥芯颖科技有限公司 | Display panel and electronic equipment |
Citations (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3836005A (en) * | 1973-09-13 | 1974-09-17 | Gen Motors Corp | Dry cleaning filter element assembly |
US4447812A (en) * | 1981-06-04 | 1984-05-08 | Sony Corporation | Liquid crystal matrix display device |
US4810379A (en) * | 1986-03-26 | 1989-03-07 | Barrington Ross B | Filter for dry cleaning solvent |
US5426447A (en) * | 1992-11-04 | 1995-06-20 | Yuen Foong Yu H.K. Co., Ltd. | Data driving circuit for LCD display |
US5510807A (en) * | 1993-01-05 | 1996-04-23 | Yuen Foong Yu H.K. Co., Ltd. | Data driver circuit and associated method for use with scanned LCD video display |
US5555001A (en) * | 1994-03-08 | 1996-09-10 | Prime View Hk Limited | Redundant scheme for LCD display with integrated data driving circuit |
US5633653A (en) * | 1994-08-31 | 1997-05-27 | David Sarnoff Research Center, Inc. | Simultaneous sampling of demultiplexed data and driving of an LCD pixel array with ping-pong effect |
US5708454A (en) * | 1993-05-31 | 1998-01-13 | Sharp Kabushiki Kaisha | Matrix type display apparatus and a method for driving the same |
US5892493A (en) * | 1995-07-18 | 1999-04-06 | International Business Machines Corporation | Data line precharging apparatus and method for a liquid crystal display |
US6097362A (en) * | 1997-10-14 | 2000-08-01 | Lg Semicon Co., Ltd. | Driver for liquid crystal display |
US6333729B1 (en) * | 1997-07-10 | 2001-12-25 | Lg Electronics Inc. | Liquid crystal display |
US6348906B1 (en) * | 1998-09-03 | 2002-02-19 | Sarnoff Corporation | Line scanning circuit for a dual-mode display |
US6359608B1 (en) * | 1996-01-11 | 2002-03-19 | Thomson Lcd | Method and apparatus for driving flat screen displays using pixel precharging |
US20030030602A1 (en) * | 2001-08-02 | 2003-02-13 | Seiko Epson Corporation | Driving of data lines used in unit circuit control |
US6559836B1 (en) * | 2000-01-05 | 2003-05-06 | International Business Machines Corporation | Source driver for liquid crystal panel and method for leveling out output variations thereof |
US20030107561A1 (en) * | 2001-10-17 | 2003-06-12 | Katsuhide Uchino | Display apparatus |
US20030132907A1 (en) * | 2002-01-14 | 2003-07-17 | Lg. Philips Lcd Co., Ltd. | Apparatus and method for driving liquid crystal display |
US20030179164A1 (en) * | 2002-03-21 | 2003-09-25 | Dong-Yong Shin | Display and a driving method thereof |
US6667580B2 (en) * | 2001-07-06 | 2003-12-23 | Lg Electronics Inc. | Circuit and method for driving display of current driven type |
US20040032382A1 (en) * | 2000-09-29 | 2004-02-19 | Cok Ronald S. | Flat-panel display with luminance feedback |
US20040056852A1 (en) * | 2002-09-23 | 2004-03-25 | Jun-Ren Shih | Source driver for driver-on-panel systems |
US6731266B1 (en) * | 1998-09-03 | 2004-05-04 | Samsung Electronics Co., Ltd. | Driving device and driving method for a display device |
US6771028B1 (en) * | 2003-04-30 | 2004-08-03 | Eastman Kodak Company | Drive circuitry for four-color organic light-emitting device |
US20040227749A1 (en) * | 2002-11-29 | 2004-11-18 | Hajime Kimura | Current driving circuit and display device using the current driving circuit |
US20040239603A1 (en) * | 2003-03-11 | 2004-12-02 | Seiko Epson Corporation | Display driver and electro-optical device |
US20050110727A1 (en) * | 2003-11-26 | 2005-05-26 | Dong-Yong Shin | Demultiplexing device and display device using the same |
US20050116919A1 (en) * | 2003-11-27 | 2005-06-02 | Dong-Yong Shin | Display device using demultiplexer and driving method thereof |
US20050117611A1 (en) * | 2003-11-27 | 2005-06-02 | Dong-Yong Shin | Display device using demultiplexer |
US20050264495A1 (en) * | 2004-05-25 | 2005-12-01 | Dong-Yong Shin | Display device and demultiplexer |
US7015882B2 (en) * | 2000-11-07 | 2006-03-21 | Sony Corporation | Active matrix display and active matrix organic electroluminescence display |
US7038652B2 (en) * | 2002-12-03 | 2006-05-02 | Lg.Philips Lcd Co., Ltd. | Apparatus and method data-driving for liquid crystal display device |
US7193619B2 (en) * | 2001-10-31 | 2007-03-20 | Semiconductor Energy Laboratory Co., Ltd. | Signal line driving circuit and light emitting device |
US7253665B2 (en) * | 2003-02-28 | 2007-08-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and driving method thereof |
US7256756B2 (en) * | 2001-08-29 | 2007-08-14 | Nec Corporation | Semiconductor device for driving a current load device and a current load device provided therewith |
US7310092B2 (en) * | 2002-04-24 | 2007-12-18 | Seiko Epson Corporation | Electronic apparatus, electronic system, and driving method for electronic apparatus |
US7324079B2 (en) * | 2002-11-20 | 2008-01-29 | Mitsubishi Denki Kabushiki Kaisha | Image display apparatus |
US7342559B2 (en) * | 2003-11-10 | 2008-03-11 | Samsung Sdi Co., Ltd. | Demultiplexer using current sample/hold circuit, and display device using the same |
US7403176B2 (en) * | 2003-04-30 | 2008-07-22 | Samsung Sdi Co., Ltd. | Image display device, and display panel and driving method thereof, and pixel circuit |
US7468718B2 (en) * | 2003-11-27 | 2008-12-23 | Samsung Sdi Co., Ltd. | Demultiplexer and display device using the same |
US7505017B1 (en) * | 1999-03-06 | 2009-03-17 | Lg Display Co., Ltd. | Method of driving liquid crystal display |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0754420B2 (en) | 1989-05-22 | 1995-06-07 | 日本電気株式会社 | Driving method for liquid crystal display device |
JPH06118913A (en) | 1992-08-10 | 1994-04-28 | Casio Comput Co Ltd | Liquid crystal display device |
GB2333174A (en) * | 1998-01-09 | 1999-07-14 | Sharp Kk | Data line driver for an active matrix display |
JP5240884B2 (en) | 1998-05-16 | 2013-07-17 | トムソン ライセンシング | Driving device for display device arranged in bus |
JP3800831B2 (en) | 1998-10-13 | 2006-07-26 | セイコーエプソン株式会社 | Display device and electronic device |
KR100701892B1 (en) | 1999-05-21 | 2007-03-30 | 엘지.필립스 엘시디 주식회사 | Method For Driving Data lines and Licquid Crystal Display Apparatus Using The same |
JP4593740B2 (en) | 2000-07-28 | 2010-12-08 | ルネサスエレクトロニクス株式会社 | Display device |
JP2003195815A (en) | 2000-11-07 | 2003-07-09 | Sony Corp | Active matrix type display device and active matrix type organic electroluminescence display device |
JP4155389B2 (en) | 2001-03-22 | 2008-09-24 | 株式会社半導体エネルギー研究所 | LIGHT EMITTING DEVICE, ITS DRIVE METHOD, AND ELECTRONIC DEVICE |
JP2003058108A (en) | 2001-08-22 | 2003-02-28 | Sony Corp | Color display device and color organic electroluminescence display device |
JP4193452B2 (en) | 2001-08-29 | 2008-12-10 | 日本電気株式会社 | Semiconductor device for driving current load device and current load device having the same |
JP4650601B2 (en) * | 2001-09-05 | 2011-03-16 | 日本電気株式会社 | Current drive element drive circuit, drive method, and image display apparatus |
JP3890948B2 (en) | 2001-10-17 | 2007-03-07 | ソニー株式会社 | Display device |
US6963336B2 (en) | 2001-10-31 | 2005-11-08 | Semiconductor Energy Laboratory Co., Ltd. | Signal line driving circuit and light emitting device |
US7006072B2 (en) | 2001-11-10 | 2006-02-28 | Lg.Philips Lcd Co., Ltd. | Apparatus and method for data-driving liquid crystal display |
JP2003157048A (en) | 2001-11-19 | 2003-05-30 | Matsushita Electric Ind Co Ltd | Active matrix type display device |
JP3982249B2 (en) | 2001-12-11 | 2007-09-26 | 株式会社日立製作所 | Display device |
JP4490650B2 (en) | 2002-04-26 | 2010-06-30 | 東芝モバイルディスプレイ株式会社 | EL display device driving method and EL display device |
JP4165120B2 (en) * | 2002-05-17 | 2008-10-15 | 株式会社日立製作所 | Image display device |
JP3970110B2 (en) | 2002-06-27 | 2007-09-05 | カシオ計算機株式会社 | CURRENT DRIVE DEVICE, ITS DRIVE METHOD, AND DISPLAY DEVICE USING CURRENT DRIVE DEVICE |
JP4103544B2 (en) | 2002-10-28 | 2008-06-18 | セイコーエプソン株式会社 | Organic EL device |
KR100515300B1 (en) * | 2003-10-07 | 2005-09-15 | 삼성에스디아이 주식회사 | A circuit and method for sampling and holding current, de-multiplexer and display apparatus using the same |
-
2003
- 2003-11-27 KR KR1020030085077A patent/KR100578913B1/en not_active IP Right Cessation
-
2004
- 2004-11-22 JP JP2004336903A patent/JP4459028B2/en active Active
- 2004-11-22 US US10/997,485 patent/US7728827B2/en active Active
- 2004-11-26 CN CNB2004100954228A patent/CN100369080C/en not_active Expired - Fee Related
Patent Citations (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3836005A (en) * | 1973-09-13 | 1974-09-17 | Gen Motors Corp | Dry cleaning filter element assembly |
US4447812A (en) * | 1981-06-04 | 1984-05-08 | Sony Corporation | Liquid crystal matrix display device |
US4810379A (en) * | 1986-03-26 | 1989-03-07 | Barrington Ross B | Filter for dry cleaning solvent |
US5426447A (en) * | 1992-11-04 | 1995-06-20 | Yuen Foong Yu H.K. Co., Ltd. | Data driving circuit for LCD display |
US5510807A (en) * | 1993-01-05 | 1996-04-23 | Yuen Foong Yu H.K. Co., Ltd. | Data driver circuit and associated method for use with scanned LCD video display |
US5708454A (en) * | 1993-05-31 | 1998-01-13 | Sharp Kabushiki Kaisha | Matrix type display apparatus and a method for driving the same |
US5555001A (en) * | 1994-03-08 | 1996-09-10 | Prime View Hk Limited | Redundant scheme for LCD display with integrated data driving circuit |
US5633653A (en) * | 1994-08-31 | 1997-05-27 | David Sarnoff Research Center, Inc. | Simultaneous sampling of demultiplexed data and driving of an LCD pixel array with ping-pong effect |
US5892493A (en) * | 1995-07-18 | 1999-04-06 | International Business Machines Corporation | Data line precharging apparatus and method for a liquid crystal display |
US6359608B1 (en) * | 1996-01-11 | 2002-03-19 | Thomson Lcd | Method and apparatus for driving flat screen displays using pixel precharging |
US6333729B1 (en) * | 1997-07-10 | 2001-12-25 | Lg Electronics Inc. | Liquid crystal display |
US6097362A (en) * | 1997-10-14 | 2000-08-01 | Lg Semicon Co., Ltd. | Driver for liquid crystal display |
US6348906B1 (en) * | 1998-09-03 | 2002-02-19 | Sarnoff Corporation | Line scanning circuit for a dual-mode display |
US6731266B1 (en) * | 1998-09-03 | 2004-05-04 | Samsung Electronics Co., Ltd. | Driving device and driving method for a display device |
US7505017B1 (en) * | 1999-03-06 | 2009-03-17 | Lg Display Co., Ltd. | Method of driving liquid crystal display |
US6559836B1 (en) * | 2000-01-05 | 2003-05-06 | International Business Machines Corporation | Source driver for liquid crystal panel and method for leveling out output variations thereof |
US20040032382A1 (en) * | 2000-09-29 | 2004-02-19 | Cok Ronald S. | Flat-panel display with luminance feedback |
US7015882B2 (en) * | 2000-11-07 | 2006-03-21 | Sony Corporation | Active matrix display and active matrix organic electroluminescence display |
US6667580B2 (en) * | 2001-07-06 | 2003-12-23 | Lg Electronics Inc. | Circuit and method for driving display of current driven type |
US20030030602A1 (en) * | 2001-08-02 | 2003-02-13 | Seiko Epson Corporation | Driving of data lines used in unit circuit control |
US7256756B2 (en) * | 2001-08-29 | 2007-08-14 | Nec Corporation | Semiconductor device for driving a current load device and a current load device provided therewith |
US20030107561A1 (en) * | 2001-10-17 | 2003-06-12 | Katsuhide Uchino | Display apparatus |
US7193619B2 (en) * | 2001-10-31 | 2007-03-20 | Semiconductor Energy Laboratory Co., Ltd. | Signal line driving circuit and light emitting device |
US20030132907A1 (en) * | 2002-01-14 | 2003-07-17 | Lg. Philips Lcd Co., Ltd. | Apparatus and method for driving liquid crystal display |
US20030179164A1 (en) * | 2002-03-21 | 2003-09-25 | Dong-Yong Shin | Display and a driving method thereof |
US7310092B2 (en) * | 2002-04-24 | 2007-12-18 | Seiko Epson Corporation | Electronic apparatus, electronic system, and driving method for electronic apparatus |
US20040056852A1 (en) * | 2002-09-23 | 2004-03-25 | Jun-Ren Shih | Source driver for driver-on-panel systems |
US7324079B2 (en) * | 2002-11-20 | 2008-01-29 | Mitsubishi Denki Kabushiki Kaisha | Image display apparatus |
US20040227749A1 (en) * | 2002-11-29 | 2004-11-18 | Hajime Kimura | Current driving circuit and display device using the current driving circuit |
US7038652B2 (en) * | 2002-12-03 | 2006-05-02 | Lg.Philips Lcd Co., Ltd. | Apparatus and method data-driving for liquid crystal display device |
US7253665B2 (en) * | 2003-02-28 | 2007-08-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and driving method thereof |
US20040239603A1 (en) * | 2003-03-11 | 2004-12-02 | Seiko Epson Corporation | Display driver and electro-optical device |
US7403176B2 (en) * | 2003-04-30 | 2008-07-22 | Samsung Sdi Co., Ltd. | Image display device, and display panel and driving method thereof, and pixel circuit |
US6771028B1 (en) * | 2003-04-30 | 2004-08-03 | Eastman Kodak Company | Drive circuitry for four-color organic light-emitting device |
US7342559B2 (en) * | 2003-11-10 | 2008-03-11 | Samsung Sdi Co., Ltd. | Demultiplexer using current sample/hold circuit, and display device using the same |
US20050110727A1 (en) * | 2003-11-26 | 2005-05-26 | Dong-Yong Shin | Demultiplexing device and display device using the same |
US20050117611A1 (en) * | 2003-11-27 | 2005-06-02 | Dong-Yong Shin | Display device using demultiplexer |
US20050116919A1 (en) * | 2003-11-27 | 2005-06-02 | Dong-Yong Shin | Display device using demultiplexer and driving method thereof |
US7468718B2 (en) * | 2003-11-27 | 2008-12-23 | Samsung Sdi Co., Ltd. | Demultiplexer and display device using the same |
US20050264495A1 (en) * | 2004-05-25 | 2005-12-01 | Dong-Yong Shin | Display device and demultiplexer |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060221701A1 (en) * | 2005-04-01 | 2006-10-05 | Au Optronics Corp. | Time division driven display and method for driving same |
US20060250332A1 (en) * | 2005-04-18 | 2006-11-09 | Wintek Corporation | Data de-multiplexer and control method thereof |
US20060232541A1 (en) * | 2005-04-19 | 2006-10-19 | Yasuyuki Kudo | Display device and method for driving a display device |
US8730132B2 (en) * | 2005-09-15 | 2014-05-20 | Samsung Display Co., Ltd. | Organic light emitting display device and method of operating the same |
US20070057877A1 (en) * | 2005-09-15 | 2007-03-15 | Sang-Moo Choi | Organic light emitting display device and method of operating the same |
US20080062089A1 (en) * | 2006-09-13 | 2008-03-13 | Samsung Sdi Co., Ltd. | Organic electro luminescence display device and driving method for the same |
EP1901275A3 (en) * | 2006-09-13 | 2009-09-09 | Samsung Mobile Display Co., Ltd. | Data driver for organic electro luminescence display device and driving method for the same |
US20110084958A1 (en) * | 2009-10-09 | 2011-04-14 | Sang-Moo Choi | Organic light emitting display and method of driving the same |
EP2317499A3 (en) * | 2009-10-09 | 2011-07-06 | Samsung Mobile Display Co., Ltd. | Organic light emitting display and method of driving the same |
US9437134B2 (en) | 2009-10-09 | 2016-09-06 | Samsung Display Co., Ltd. | Organic light emitting display and method of driving the same |
TWI562120B (en) * | 2015-11-11 | 2016-12-11 | Au Optronics Corp | Pixel circuit |
US20180033386A1 (en) * | 2016-07-26 | 2018-02-01 | Seiko Epson Corporation | Electro-optical device and electronic apparatus |
US10733929B2 (en) * | 2017-01-06 | 2020-08-04 | Kunshan New Flat Panel Display Technology Center Co., Ltd. | Integrated circuit, mobile phone and display |
US11151927B2 (en) | 2017-01-06 | 2021-10-19 | Kunshan New Flat Panel Display Technology Center Co., Ltd. | Integrated circuit, mobile phone and display |
US11003034B2 (en) | 2018-05-23 | 2021-05-11 | AU Optronics (Kunshan) Co., Ltd. | Display device |
CN109887458A (en) * | 2019-03-26 | 2019-06-14 | 厦门天马微电子有限公司 | Display panel and display device |
US10732752B1 (en) * | 2019-03-26 | 2020-08-04 | Xiamen Tianma Micro-Electronics Co., Ltd. | Display panel and display device |
US20220383803A1 (en) * | 2021-05-31 | 2022-12-01 | Lg Display Co., Ltd. | Display panel, display device including display panel, and personal immersive system using display device |
Also Published As
Publication number | Publication date |
---|---|
CN100369080C (en) | 2008-02-13 |
JP2005157366A (en) | 2005-06-16 |
KR100578913B1 (en) | 2006-05-11 |
US7728827B2 (en) | 2010-06-01 |
KR20050051310A (en) | 2005-06-01 |
JP4459028B2 (en) | 2010-04-28 |
CN1637794A (en) | 2005-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7728827B2 (en) | Display device using demultiplexer and driving method thereof | |
US7728806B2 (en) | Demultiplexing device and display device using the same | |
US7619602B2 (en) | Display device using demultiplexer and driving method thereof | |
US7738512B2 (en) | Display device using demultiplexer | |
US7502019B2 (en) | Light emitting display device using demultiplexer | |
KR100455467B1 (en) | Pixel circuit for light emitting element | |
US7940239B2 (en) | Semiconductor device and display device utilizing the same | |
US20060170625A1 (en) | Organic electroluminescent display device and method of driving the same | |
US8040300B2 (en) | Demultiplexer and display device using the same | |
US20050083272A1 (en) | Semiconductor device | |
JP4316551B2 (en) | Electronic device and electronic equipment | |
JP4316550B2 (en) | Electronic device, driving method of electronic device, and electronic apparatus | |
JP2007264647A (en) | Electronic circuit, electro-optical device, electronic apparatus, and electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG SDI CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIN, DONG-YONG;REEL/FRAME:016034/0956 Effective date: 20041116 Owner name: SAMSUNG SDI CO., LTD.,KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIN, DONG-YONG;REEL/FRAME:016034/0956 Effective date: 20041116 |
|
AS | Assignment |
Owner name: SAMSUNG MOBILE DISPLAY CO., LTD., KOREA, REPUBLIC Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022079/0603 Effective date: 20081210 Owner name: SAMSUNG MOBILE DISPLAY CO., LTD.,KOREA, REPUBLIC O Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022079/0603 Effective date: 20081210 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: MERGER;ASSIGNOR:SAMSUNG MOBILE DISPLAY CO., LTD.;REEL/FRAME:028840/0224 Effective date: 20120702 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |