US20050146057A1 - Micro lead frame package having transparent encapsulant - Google Patents

Micro lead frame package having transparent encapsulant Download PDF

Info

Publication number
US20050146057A1
US20050146057A1 US10/869,981 US86998104A US2005146057A1 US 20050146057 A1 US20050146057 A1 US 20050146057A1 US 86998104 A US86998104 A US 86998104A US 2005146057 A1 US2005146057 A1 US 2005146057A1
Authority
US
United States
Prior art keywords
lead frame
die
mlp
lead
encapsulant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/869,981
Inventor
Ah Khor
Kock Lee
Boon Chan
Min Thum
Hong Tung
Mun Cheong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Carsem Semiconductor Sdn Bhd
Original Assignee
Carsem Semiconductor Sdn Bhd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Carsem Semiconductor Sdn Bhd filed Critical Carsem Semiconductor Sdn Bhd
Assigned to CARSEM SEMICONDUCTOR SDN. BHD. reassignment CARSEM SEMICONDUCTOR SDN. BHD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHAN, BOON, CHEONG, MUN, KHOR, AH, LEE, KOCK, THUM, MIN, TUNG, HONG
Publication of US20050146057A1 publication Critical patent/US20050146057A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01012—Magnesium [Mg]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part

Definitions

  • the present invention generally relates to a micro lead frame package (hereinafter called as MLP throughout the specification) especially to an MLP having a transparent encapsulant.
  • MLP micro lead frame package
  • the thermal expansion coefficient of the MLP is similar to that of the electronic parts having an extensive storing capability, a high-speed operation and a low fabrication cost.
  • MLP with light sensors to cater for increasing popularity of light sensitive or light activated instrument such as LASER diodes and other semiconductor devices that incorporate optical sensors.
  • FIG. 1 shows a typical MLP with a transparent window of the prior art. It is a ceramic dual-in-line package (CERDIP) of a charge-coupled device (CCD).
  • the MLP ( 1 ) comprises a die ( 11 ), a ceramic lower plate ( 12 ) which acts as a die pad, a lead frame ( 14 ), a ceramic upper plate ( 15 ) and a window ( 10 ).
  • a die sealant ( 13 ) is applied to one side of a central portion of the die pad ( 12 ).
  • the die ( 11 ) is then attached to the die pad ( 12 ) by placing it on the die sealant ( 13 ).
  • a ceramic sealant ( 16 ) is applied to top fringe of the die pad ( 12 ), mount a lead frame ( 14 ) thereon, apply a ceramic sealant ( 16 ) to the lead frame ( 14 ) and fixing the upper ceramic plate ( 15 ) onto the lead-frame ( 14 ).
  • the die ( 11 ) and the lead frame ( 14 ) are electrically connected by a conductive wire ( 18 ), and a transparent window ( 10 ) is sealed by a transparent window sealant ( 17 ).
  • the ceramic package of the prior art is directed to applying a ceramic plate sealant ( 16 ) onto the top fringe of the die pad ( 12 ), and mounting the lead frame ( 14 ) thereon.
  • the ceramic upper plate ( 15 ) of which the lower side is provided with the ceramic plate sealant ( 16 ) is mounted on the lead frame ( 14 ), and is then heat-treated, so that the ceramic plate sealant ( 16 ) is molten to seal the lead framed ( 14 ) to the ceramic upper plate ( 15 ).
  • the die sealant ( 13 ) is applied to a central portion of the die pad ( 12 ), and the die ( 11 ) is mounted thereon, and is heat-treated. Thereafter, the die ( 11 ) and the inner lead ( 19 ) of the lead frame ( 14 ) are bonded using a wire ( 18 ).
  • the transparent window ( 10 ) of which one side is provided with the transparent window sealant ( 17 ) is mounted on the ceramic upper plate ( 15 ).
  • the transparent window sealant ( 17 ) is heat-treated to melting to sealingly attach the transparent window ( 10 ) to the upper portion of the ceramic upper plate ( 15 ).
  • the lead frame ( 14 ) is trimmed, and the fabrication of the ceramic MLP is completed.
  • the ceramic MLP of the prior art and the fabrication method thereof have the following problems.
  • a die ( 21 ) is first placed on o die-pad ( 22 ) of the lead-frame ( 23 ). Connections ( 25 ) are then made between the die ( 21 ) and lead fingers ( 24 ) of the lead frame ( 23 ). A predetermined volume of transparent plastic ( 24 ) is then applied enough to cover the die ( 21 ) and the die-pad ( 22 ). Thereafter the package is moulded to form MLP with the clear transparent plastic forming a window.
  • FIG. 1 showing a cross-sectional view of the ceramic MLP with transparent window of the prior art.
  • FIG. 2 showing a cross-sectional view of another prior art of ceramic MLP with transparent window.
  • FIG. 3 showing a cross-sectional view of the MLP with transparent encapsulant according to one embodiment of the present invention.
  • FIG. 4 showing a lead frame body with a plurality of lead frame arranged in a matrix-array.
  • FIG. 5 showing a lead frame body with stress-relief means.
  • the MLP ( 3 ) comprises a lead frame ( 31 ) having a die-pad ( 32 ) and a plurality of lead fingers ( 33 ).
  • an interlock undercut ( 34 ) is provided by shallowly machining away part of the lead frame ( 31 ) along the shank.
  • a die ( 35 ) is placed and secured onto the die-pad ( 32 ) after which conductive wire ( 36 ) connecting the die ( 35 ) to a plurality of lead finger ( 33 ).
  • the lead frame is then encapsulated by an optically transparent plastic encapsulant ( 37 ) to form the MLP.
  • MLP of the prior art encapsulation is carried out on both side of the lead frame.
  • encapsulation is carried out only to one side of the lead frame. This reduces material used, making the package smaller and lighter with other inherent advantages.
  • a sort of a locking means is provided to lock the encapsulant permanently to the lead frame. This is achieved through the interlock undercut ( 34 ) that is provided to the lead frame ( 31 ). During encapsulantion the heat will cause the encapsulant ( 37 ) to melt and flow into the interlock undercut ( 34 ) and on cooling the encapsulant will lock permanently to the lead frame ( 31 ) thus forming a locking means that eliminate delamination.
  • the Lead Frame body ( 4 ) for fabrication of MLP comprises a plurality of a lead frame ( 41 ) each having a die-pad (not shown), a plurality of lead fingers (not shown) and an interlock undercut.
  • the lead frame ( 41 ) are arranged in matrix-array for convenience of fabrication. This arrangement may look simple but it has one inherent advantage never thought possible before, it allows the use of a single mould for fabrication of MLP of various sizes and shapes. This proves to be very attractive technically and economically.
  • FIG. 5 showing a Lead Frame body with stress-relief means.
  • delamination that the plastic encapsulant has a tendency of peeling off from the lead frame during cooling. This is caused by the different coefficient of expansion between the plastic encapsulant and the lead frame which results in different contraction of the materials.
  • this problem is checked by using a stress relief means to check the propagation of the delamination.
  • the Lead Frame body ( 51 ) being provided with a stress-relief means ( 52 ) in the form of slots in between one matrix to another matrix of lead frames. By doing this, should delamination occur to one matrix, it would not spread to other matrix thus saving other matrices from delamination.

Abstract

The present invention discloses an MLP having an optically transparent encapsulant. The MLP comprises a lead frame having a die-pad, a plurality of lead fingers and an interlock undercut. A die is placed onto the die-pad. A conductive wire is provided for connecting the die to the plurality of lead finger. The package is then encapsulated using optically transparent encapsulant.

Description

    TECHNICAL FIELD OF THE INVENTION
  • The present invention generally relates to a micro lead frame package (hereinafter called as MLP throughout the specification) especially to an MLP having a transparent encapsulant.
    • BACKGROUND OF THE INVENTION
  • In recent years, there has been a strong demand for an MLP that has a low dielectric rate, high heat conductivity and a desired thermal expansion coefficient. Advantageously, the thermal expansion coefficient of the MLP is similar to that of the electronic parts having an extensive storing capability, a high-speed operation and a low fabrication cost. Further, there is a strong demand for MLP with light sensors to cater for increasing popularity of light sensitive or light activated instrument such as LASER diodes and other semiconductor devices that incorporate optical sensors.
  • To meet this demand, an MLP with a transparent window was developed. FIG. 1 shows a typical MLP with a transparent window of the prior art. It is a ceramic dual-in-line package (CERDIP) of a charge-coupled device (CCD). As shown therein, the MLP (1) comprises a die (11), a ceramic lower plate (12) which acts as a die pad, a lead frame (14), a ceramic upper plate (15) and a window (10). A die sealant (13) is applied to one side of a central portion of the die pad (12). The die (11) is then attached to the die pad (12) by placing it on the die sealant (13). Later, a ceramic sealant (16) is applied to top fringe of the die pad (12), mount a lead frame (14) thereon, apply a ceramic sealant (16) to the lead frame (14) and fixing the upper ceramic plate (15) onto the lead-frame (14). To complete the assembly, the die (11) and the lead frame (14) are electrically connected by a conductive wire (18), and a transparent window (10) is sealed by a transparent window sealant (17).
  • In a more detail, the ceramic package of the prior art is directed to applying a ceramic plate sealant (16) onto the top fringe of the die pad (12), and mounting the lead frame (14) thereon. In addition, the ceramic upper plate (15) of which the lower side is provided with the ceramic plate sealant (16) is mounted on the lead frame (14), and is then heat-treated, so that the ceramic plate sealant (16) is molten to seal the lead framed (14) to the ceramic upper plate (15).
  • Meanwhile, the die sealant (13) is applied to a central portion of the die pad (12), and the die (11) is mounted thereon, and is heat-treated. Thereafter, the die (11) and the inner lead (19) of the lead frame (14) are bonded using a wire (18). The transparent window (10) of which one side is provided with the transparent window sealant (17) is mounted on the ceramic upper plate (15). The transparent window sealant (17) is heat-treated to melting to sealingly attach the transparent window (10) to the upper portion of the ceramic upper plate (15).
  • After the above operation, the lead frame (14) is trimmed, and the fabrication of the ceramic MLP is completed. However, the ceramic MLP of the prior art and the fabrication method thereof have the following problems.
  • Firstly, to provide a ceramic sealant (16) coat on lower side of the ceramic upper plate (15) involves fabrication processes that are both intricate and complex that inevitably leads to high fabrication cost. Secondly, it is almost impossible to achieve a desired sealant effect between the ceramic upper plate (15) and the window sealant (17). This normally leads to damage where the window (10) peels off from the ceramic upper plate (15).
  • In another type of MLP (2) with transparent window as shown in FIG. 2, a die (21) is first placed on o die-pad (22) of the lead-frame (23). Connections (25) are then made between the die (21) and lead fingers (24) of the lead frame (23). A predetermined volume of transparent plastic (24) is then applied enough to cover the die (21) and the die-pad (22). Thereafter the package is moulded to form MLP with the clear transparent plastic forming a window.
  • This type of MLP is easier and thus less costly to manufacture and in many instances is more superior in term of performance and reliability compared to the previous example. However, some problems still persist with this type of MLP in that the transparent plastic normally have a different coefficient of expansion with the moulding compound resulting in disassociation of materials after some time of use. This disassociation will lead to crack that will damage the MLP.
  • In an effort to reduce the amount of moulding material and the process use for cost reduction and other apparent benefits, attempts have been made to mould one side of the lead-frame using a single compound, that is a transparent plastic. The results have been very encouraging, however, there is still a drawback in that the transparent plastic easily peels off from the lead-frame especially during cooling resulting in reject of the MLP. Therefore, there arises a need to provide a new design for MLP that lacks or at least minimises the above problems. This has become the main object of the present invention.
    • SUMMARY OF THE INVENTION
  • Accordingly, it is an object of the present invention to provide an MLP with a transparent encapsulation.
  • It is another object of the present invention to provide an MLP with a transparent encapsulation that is easy and cheap to employ.
  • It is yet another object of the present invention to provide an MLP with a transparent encapsulation that is both reliable and durable.
  • These and other object of the present invention are accomplished by,
  • A Micro Lead Frame Package (3), comprising:
  • a lead frame (31) having a die-pad (32), a plurality of lead fingers (53) and an interlock undercut (34);
      • a die (35) placed onto said die-pad (32);
      • conductive wire (36) connecting said die (35) to said plurality of lead finger (33); and
      • an encapsulant (37),
      • characterised by
      • said encapsulant (37) being optically transparent.
    BRIEF DESCRIPTION OF THE DRAWINGS
  • Other aspect of the present innovation and their advantages will be discerned after studying the Detailed Description in conjunction with the accompanying drawings in which:
  • FIG. 1 showing a cross-sectional view of the ceramic MLP with transparent window of the prior art.
  • FIG. 2 showing a cross-sectional view of another prior art of ceramic MLP with transparent window.
  • FIG. 3 showing a cross-sectional view of the MLP with transparent encapsulant according to one embodiment of the present invention.
  • FIG. 4 showing a lead frame body with a plurality of lead frame arranged in a matrix-array.
  • FIG. 5 showing a lead frame body with stress-relief means.
    • DETAILED DESCRIPTION OF THE DRAWINGS
  • Referring now to FIG. 3 showing a cross-sectional view of the MLP with transparent encapsulant according to one embodiment of the present invention. The MLP (3) comprises a lead frame (31) having a die-pad (32) and a plurality of lead fingers (33). On the underside of the lead frame (31) an interlock undercut (34) is provided by shallowly machining away part of the lead frame (31) along the shank. A die (35) is placed and secured onto the die-pad (32) after which conductive wire (36) connecting the die (35) to a plurality of lead finger (33). The lead frame is then encapsulated by an optically transparent plastic encapsulant (37) to form the MLP. In MLP of the prior art encapsulation is carried out on both side of the lead frame. However, in the present invention encapsulation is carried out only to one side of the lead frame. This reduces material used, making the package smaller and lighter with other inherent advantages.
  • One of the major problems with one side encapsulation of MLP is delamination of the encapsulant. In the present invention, a sort of a locking means is provided to lock the encapsulant permanently to the lead frame. This is achieved through the interlock undercut (34) that is provided to the lead frame (31). During encapsulantion the heat will cause the encapsulant (37) to melt and flow into the interlock undercut (34) and on cooling the encapsulant will lock permanently to the lead frame (31) thus forming a locking means that eliminate delamination.
  • Referring now to FIG. 4 showing a Lead Frame body with a plurality of lead frame arranged in a matrix-array. The Lead Frame body (4) for fabrication of MLP, comprises a plurality of a lead frame (41) each having a die-pad (not shown), a plurality of lead fingers (not shown) and an interlock undercut. The lead frame (41) are arranged in matrix-array for convenience of fabrication. This arrangement may look simple but it has one inherent advantage never thought possible before, it allows the use of a single mould for fabrication of MLP of various sizes and shapes. This proves to be very attractive technically and economically.
  • Referring now to FIG. 5 showing a Lead Frame body with stress-relief means. One of the main problems in the fabrication of MLP is what is term as “delamination”, that the plastic encapsulant has a tendency of peeling off from the lead frame during cooling. This is caused by the different coefficient of expansion between the plastic encapsulant and the lead frame which results in different contraction of the materials. In the present invention, this problem is checked by using a stress relief means to check the propagation of the delamination. The Lead Frame body (51) being provided with a stress-relief means (52) in the form of slots in between one matrix to another matrix of lead frames. By doing this, should delamination occur to one matrix, it would not spread to other matrix thus saving other matrices from delamination.
  • While the preferred embodiment of the present invention and their advantages have been disclosed in the above Detailed Description, the invention is not limited thereto but only by the scope of the appended claims.

Claims (6)

1. A Micro Lead Frame Package, comprising:
a lead frame having a die-pad, a plurality of lead fingers and an interlock undercut;
a die placed onto said die-pad;
conductive wire connecting said die to said plurality of lead finger; and
an encapsulant,
characterised by
said encapsulant being optically transparent.
2. A Micro Lead Frame Package as claimed in claim 1, further characterised by said encapsulant being applied to one side of said lead frame.
3. A Micro Lead Frame Package as claimed in claim 2, further characterised by said encapsulant flowing into said interlock undercut to form a locking means.
4. A Lead Frame body for fabrication of micro lead frame package, comprising:
a plurality of a lead frame each having a die-pad, a plurality of lead fingers and an interlock undercut;
characterised by
said plurality of lead frame being arranged in a matrix-array.
5. A Lead Frame body as claimed in claim 4, further characterised by said lead frame being provided with a stress-relief means.
6. A Lead Frame body as claimed in claim 4, further characterised by said stress-relief means being slots.
US10/869,981 2003-12-31 2004-06-17 Micro lead frame package having transparent encapsulant Abandoned US20050146057A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
MYPI20035051 2003-12-31
MYPI20035051 2003-12-31

Publications (1)

Publication Number Publication Date
US20050146057A1 true US20050146057A1 (en) 2005-07-07

Family

ID=34709371

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/869,981 Abandoned US20050146057A1 (en) 2003-12-31 2004-06-17 Micro lead frame package having transparent encapsulant
US11/027,920 Abandoned US20050167790A1 (en) 2003-12-31 2004-12-29 Integrated circuit package with transparent encapsulant and method for making thereof
US12/164,340 Active US7741161B2 (en) 2003-12-31 2008-06-30 Method of making integrated circuit package with transparent encapsulant

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11/027,920 Abandoned US20050167790A1 (en) 2003-12-31 2004-12-29 Integrated circuit package with transparent encapsulant and method for making thereof
US12/164,340 Active US7741161B2 (en) 2003-12-31 2008-06-30 Method of making integrated circuit package with transparent encapsulant

Country Status (1)

Country Link
US (3) US20050146057A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060175689A1 (en) * 2005-02-08 2006-08-10 Stats Chippac Ltd. Multi-leadframe semiconductor package and method of manufacture
US9219025B1 (en) 2014-08-15 2015-12-22 Infineon Technologies Ag Molded flip-clip semiconductor package

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7816772B2 (en) * 2007-03-29 2010-10-19 Allegro Microsystems, Inc. Methods and apparatus for multi-stage molding of integrated circuit package
US9823090B2 (en) 2014-10-31 2017-11-21 Allegro Microsystems, Llc Magnetic field sensor for sensing a movement of a target object
US8486755B2 (en) * 2008-12-05 2013-07-16 Allegro Microsystems, Llc Magnetic field sensors and methods for fabricating the magnetic field sensors
US20100188078A1 (en) * 2009-01-28 2010-07-29 Andrea Foletto Magnetic sensor with concentrator for increased sensing range
DE102010027253B4 (en) * 2010-07-15 2022-05-12 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Optoelectronic semiconductor component
US8629539B2 (en) 2012-01-16 2014-01-14 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having non-conductive die paddle
US9812588B2 (en) 2012-03-20 2017-11-07 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US10234513B2 (en) 2012-03-20 2019-03-19 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US9494660B2 (en) 2012-03-20 2016-11-15 Allegro Microsystems, Llc Integrated circuit package having a split lead frame
US9666788B2 (en) 2012-03-20 2017-05-30 Allegro Microsystems, Llc Integrated circuit package having a split lead frame
US10215550B2 (en) 2012-05-01 2019-02-26 Allegro Microsystems, Llc Methods and apparatus for magnetic sensors having highly uniform magnetic fields
US9817078B2 (en) 2012-05-10 2017-11-14 Allegro Microsystems Llc Methods and apparatus for magnetic sensor having integrated coil
US9162872B2 (en) * 2012-09-10 2015-10-20 Invensense, Inc. Pre-molded MEMS device package having conductive column coupled to leadframe and cover
TWI492335B (en) * 2013-02-08 2015-07-11 矽品精密工業股份有限公司 Electronic device and package structure thereof
US10725100B2 (en) 2013-03-15 2020-07-28 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having an externally accessible coil
JP2014207389A (en) * 2013-04-15 2014-10-30 株式会社東芝 Semiconductor package
US9411025B2 (en) 2013-04-26 2016-08-09 Allegro Microsystems, Llc Integrated circuit package having a split lead frame and a magnet
US10495699B2 (en) 2013-07-19 2019-12-03 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having an integrated coil or magnet to detect a non-ferromagnetic target
US10145908B2 (en) 2013-07-19 2018-12-04 Allegro Microsystems, Llc Method and apparatus for magnetic sensor producing a changing magnetic field
US9810519B2 (en) 2013-07-19 2017-11-07 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as tooth detectors
US9719806B2 (en) 2014-10-31 2017-08-01 Allegro Microsystems, Llc Magnetic field sensor for sensing a movement of a ferromagnetic target object
US10712403B2 (en) 2014-10-31 2020-07-14 Allegro Microsystems, Llc Magnetic field sensor and electronic circuit that pass amplifier current through a magnetoresistance element
US9720054B2 (en) 2014-10-31 2017-08-01 Allegro Microsystems, Llc Magnetic field sensor and electronic circuit that pass amplifier current through a magnetoresistance element
US9823092B2 (en) 2014-10-31 2017-11-21 Allegro Microsystems, Llc Magnetic field sensor providing a movement detector
CN106129035B (en) * 2015-05-05 2021-01-29 恩智浦美国有限公司 Exposed-pad integrated circuit package with mold lock
US10008472B2 (en) * 2015-06-29 2018-06-26 Stmicroelectronics, Inc. Method for making semiconductor device with sidewall recess and related devices
US10041810B2 (en) 2016-06-08 2018-08-07 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as movement detectors
US10012518B2 (en) 2016-06-08 2018-07-03 Allegro Microsystems, Llc Magnetic field sensor for sensing a proximity of an object
US10260905B2 (en) 2016-06-08 2019-04-16 Allegro Microsystems, Llc Arrangements for magnetic field sensors to cancel offset variations
US10837943B2 (en) 2017-05-26 2020-11-17 Allegro Microsystems, Llc Magnetic field sensor with error calculation
US10324141B2 (en) 2017-05-26 2019-06-18 Allegro Microsystems, Llc Packages for coil actuated position sensors
US10996289B2 (en) 2017-05-26 2021-05-04 Allegro Microsystems, Llc Coil actuated position sensor with reflected magnetic field
US11428755B2 (en) 2017-05-26 2022-08-30 Allegro Microsystems, Llc Coil actuated sensor with sensitivity detection
US10310028B2 (en) 2017-05-26 2019-06-04 Allegro Microsystems, Llc Coil actuated pressure sensor
US10641842B2 (en) 2017-05-26 2020-05-05 Allegro Microsystems, Llc Targets for coil actuated position sensors
US10866117B2 (en) 2018-03-01 2020-12-15 Allegro Microsystems, Llc Magnetic field influence during rotation movement of magnetic target
US10921391B2 (en) 2018-08-06 2021-02-16 Allegro Microsystems, Llc Magnetic field sensor with spacer
US11255700B2 (en) 2018-08-06 2022-02-22 Allegro Microsystems, Llc Magnetic field sensor
US10823586B2 (en) 2018-12-26 2020-11-03 Allegro Microsystems, Llc Magnetic field sensor having unequally spaced magnetic field sensing elements
US11061084B2 (en) 2019-03-07 2021-07-13 Allegro Microsystems, Llc Coil actuated pressure sensor and deflectable substrate
US10955306B2 (en) 2019-04-22 2021-03-23 Allegro Microsystems, Llc Coil actuated pressure sensor and deformable substrate
US10991644B2 (en) 2019-08-22 2021-04-27 Allegro Microsystems, Llc Integrated circuit package having a low profile
US11280637B2 (en) 2019-11-14 2022-03-22 Allegro Microsystems, Llc High performance magnetic angle sensor
US11237020B2 (en) 2019-11-14 2022-02-01 Allegro Microsystems, Llc Magnetic field sensor having two rows of magnetic field sensing elements for measuring an angle of rotation of a magnet
US11262422B2 (en) 2020-05-08 2022-03-01 Allegro Microsystems, Llc Stray-field-immune coil-activated position sensor
US11493361B2 (en) 2021-02-26 2022-11-08 Allegro Microsystems, Llc Stray field immune coil-activated sensor
DE102021118355A1 (en) 2021-07-15 2023-01-19 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung LEADFRAM POTING ARRANGEMENT AND PROCESS FOR MANUFACTURING QFN OPTOELECTRONIC PACKAGES
US11578997B1 (en) 2021-08-24 2023-02-14 Allegro Microsystems, Llc Angle sensor using eddy currents

Citations (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778887A (en) * 1970-12-23 1973-12-18 Hitachi Ltd Electronic devices and method for manufacturing the same
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
US5134773A (en) * 1989-05-26 1992-08-04 Gerard Lemaire Method for making a credit card containing a microprocessor chip
US5172214A (en) * 1991-02-06 1992-12-15 Motorola, Inc. Leadless semiconductor device and method for making the same
US5417905A (en) * 1989-05-26 1995-05-23 Esec (Far East) Limited Method of making a card having decorations on both faces
US5637913A (en) * 1992-03-27 1997-06-10 Hitachi, Ltd. Leadframe semiconductor integrated circuit device using the same and method of and process for fabricating the two
US5854741A (en) * 1995-11-17 1998-12-29 Amkor Electronics, Inc. Unit printed circuit board carrier frame for ball grid array semiconductor packages and method for fabricating ball grid array semiconductor packages using the same
US5854740A (en) * 1995-04-27 1998-12-29 Lg Semicon Co., Ltd. Electronic circuit board with semiconductor chip mounted thereon, and manufacturing method therefor
US5863810A (en) * 1994-05-09 1999-01-26 Euratec B.V. Method for encapsulating an integrated circuit having a window
US5869353A (en) * 1997-11-17 1999-02-09 Dense-Pac Microsystems, Inc. Modular panel stacking process
US5877546A (en) * 1996-01-02 1999-03-02 Lg Semicon Co., Ltd. Semiconductor package with transparent window and fabrication method thereof
US5942794A (en) * 1996-10-22 1999-08-24 Matsushita Electronics Corporation Plastic encapsulated semiconductor device and method of manufacturing the same
US6043109A (en) * 1999-02-09 2000-03-28 United Microelectronics Corp. Method of fabricating wafer-level package
US6091134A (en) * 1997-08-22 2000-07-18 Enomoto Co., Ltd. Semiconductor lead frame and method for manufacturing the same
US6130473A (en) * 1998-04-02 2000-10-10 National Semiconductor Corporation Lead frame chip scale package
US6137160A (en) * 1998-04-24 2000-10-24 Sony Corporation Lead frame for semiconductor devices
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6215177B1 (en) * 1996-03-19 2001-04-10 Micron Technology, Inc. Tape under frame for conventional-type IC package assembly
US6229200B1 (en) * 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6281568B1 (en) * 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
US20020001869A1 (en) * 1997-02-18 2002-01-03 Joseph Fjelstad Semiconductor package having light sensitive chips
US6355502B1 (en) * 2000-04-25 2002-03-12 National Science Council Semiconductor package and method for making the same
US6377742B1 (en) * 1998-03-16 2002-04-23 Sumitomo Electric Industries, Ltd. Lead frame, optical module, and a method of optical module
USRE37690E1 (en) * 1987-02-25 2002-05-07 Hitachi, Ltd. Lead frame and semiconductor device
US6483177B1 (en) * 2000-10-09 2002-11-19 St Assembly Test Services Ltd Leaded semiconductor packages and method of trimming and singulating such packages
US20030073265A1 (en) * 2001-10-12 2003-04-17 Tom Hu Semiconductor package with singulation crease
US6563201B1 (en) * 2000-03-23 2003-05-13 Infineon Technologies Ag System carrier for a semiconductor chip having a lead frame
US6605866B1 (en) * 1999-12-16 2003-08-12 Amkor Technology, Inc. Stackable semiconductor package and method for manufacturing same
US6841888B2 (en) * 2003-06-04 2005-01-11 Yazaki Corporation Encapsulant for opto-electronic devices and method for making it
US6841414B1 (en) * 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US6867483B2 (en) * 2000-09-13 2005-03-15 Carsen Semiconductor Sdn. Bhd. Stress-free lead frame
US20050067676A1 (en) * 2003-09-25 2005-03-31 Mahadevan Dave S. Method of forming a semiconductor package and structure thereof
US6885086B1 (en) * 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US6927483B1 (en) * 2003-03-07 2005-08-09 Amkor Technology, Inc. Semiconductor package exhibiting efficient lead placement
US20060148127A1 (en) * 2004-12-31 2006-07-06 Carsem Semiconductor Sdn. Bhd. Method of manufacturing a cavity package

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6333854A (en) 1986-07-28 1988-02-13 Dainippon Printing Co Ltd Integrated circuit package
JPS63188964A (en) 1987-01-31 1988-08-04 Dainippon Printing Co Ltd Integrated circuit package
JP2548939B2 (en) 1987-05-22 1996-10-30 大日本印刷株式会社 Lead frame for IC card
JPH01106456A (en) 1987-10-19 1989-04-24 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device
JPH02129948A (en) 1988-11-09 1990-05-18 Dainippon Printing Co Ltd Pre-molded type semiconductor device
JPH0369248A (en) 1989-08-08 1991-03-25 Nec Off Syst Ltd Telephone set
JPH0692076A (en) 1992-09-16 1994-04-05 Oki Electric Ind Co Ltd Lead frame form for ic card module
US6703700B2 (en) * 2001-10-12 2004-03-09 Cheng-Ho Hsu Semiconductor packaging structure
US20040089926A1 (en) * 2002-11-12 2004-05-13 Taiwan Ic Packaging Corporation Ultra thin semiconductor device
US20040130007A1 (en) * 2003-01-06 2004-07-08 Cheng-Ho Hsu Flat lead package for a semiconductor device
TWI253730B (en) * 2003-01-10 2006-04-21 Siliconware Precision Industries Co Ltd Semiconductor package with heat dissipating structure
US20040178483A1 (en) * 2003-03-12 2004-09-16 Cheng-Ho Hsu Method of packaging a quad flat no-lead semiconductor and a quad flat no-lead semiconductor
TW591770B (en) * 2003-03-14 2004-06-11 Ind Tech Res Inst Packaging method for semiconductor device

Patent Citations (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778887A (en) * 1970-12-23 1973-12-18 Hitachi Ltd Electronic devices and method for manufacturing the same
USRE37690E1 (en) * 1987-02-25 2002-05-07 Hitachi, Ltd. Lead frame and semiconductor device
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
US5417905A (en) * 1989-05-26 1995-05-23 Esec (Far East) Limited Method of making a card having decorations on both faces
US5134773A (en) * 1989-05-26 1992-08-04 Gerard Lemaire Method for making a credit card containing a microprocessor chip
US5172214A (en) * 1991-02-06 1992-12-15 Motorola, Inc. Leadless semiconductor device and method for making the same
US5637913A (en) * 1992-03-27 1997-06-10 Hitachi, Ltd. Leadframe semiconductor integrated circuit device using the same and method of and process for fabricating the two
US5863810A (en) * 1994-05-09 1999-01-26 Euratec B.V. Method for encapsulating an integrated circuit having a window
US5854740A (en) * 1995-04-27 1998-12-29 Lg Semicon Co., Ltd. Electronic circuit board with semiconductor chip mounted thereon, and manufacturing method therefor
US5854741A (en) * 1995-11-17 1998-12-29 Amkor Electronics, Inc. Unit printed circuit board carrier frame for ball grid array semiconductor packages and method for fabricating ball grid array semiconductor packages using the same
US5877546A (en) * 1996-01-02 1999-03-02 Lg Semicon Co., Ltd. Semiconductor package with transparent window and fabrication method thereof
US6215177B1 (en) * 1996-03-19 2001-04-10 Micron Technology, Inc. Tape under frame for conventional-type IC package assembly
US5942794A (en) * 1996-10-22 1999-08-24 Matsushita Electronics Corporation Plastic encapsulated semiconductor device and method of manufacturing the same
US20020001869A1 (en) * 1997-02-18 2002-01-03 Joseph Fjelstad Semiconductor package having light sensitive chips
US6091134A (en) * 1997-08-22 2000-07-18 Enomoto Co., Ltd. Semiconductor lead frame and method for manufacturing the same
US5869353A (en) * 1997-11-17 1999-02-09 Dense-Pac Microsystems, Inc. Modular panel stacking process
US6377742B1 (en) * 1998-03-16 2002-04-23 Sumitomo Electric Industries, Ltd. Lead frame, optical module, and a method of optical module
US6130473A (en) * 1998-04-02 2000-10-10 National Semiconductor Corporation Lead frame chip scale package
US6137160A (en) * 1998-04-24 2000-10-24 Sony Corporation Lead frame for semiconductor devices
US6229200B1 (en) * 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6242281B1 (en) * 1998-06-10 2001-06-05 Asat, Limited Saw-singulated leadless plastic chip carrier
US6433277B1 (en) * 1998-06-24 2002-08-13 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6630728B2 (en) * 1998-06-24 2003-10-07 Amkor Technology, Inc. Plastic integrated circuit package and leadframe for making the package
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6684496B2 (en) * 1998-06-24 2004-02-03 Amkor Technology, Inc. Method of making an integrated circuit package
US6281568B1 (en) * 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
US6455356B1 (en) * 1998-10-21 2002-09-24 Amkor Technology Methods for moding a leadframe in plastic integrated circuit devices
US6521987B1 (en) * 1998-10-21 2003-02-18 Amkor Technology, Inc. Plastic integrated circuit device package and method for making the package
US6043109A (en) * 1999-02-09 2000-03-28 United Microelectronics Corp. Method of fabricating wafer-level package
US6605866B1 (en) * 1999-12-16 2003-08-12 Amkor Technology, Inc. Stackable semiconductor package and method for manufacturing same
US6563201B1 (en) * 2000-03-23 2003-05-13 Infineon Technologies Ag System carrier for a semiconductor chip having a lead frame
US6355502B1 (en) * 2000-04-25 2002-03-12 National Science Council Semiconductor package and method for making the same
US6867483B2 (en) * 2000-09-13 2005-03-15 Carsen Semiconductor Sdn. Bhd. Stress-free lead frame
US6483177B1 (en) * 2000-10-09 2002-11-19 St Assembly Test Services Ltd Leaded semiconductor packages and method of trimming and singulating such packages
US20030073265A1 (en) * 2001-10-12 2003-04-17 Tom Hu Semiconductor package with singulation crease
US6611047B2 (en) * 2001-10-12 2003-08-26 Amkor Technology, Inc. Semiconductor package with singulation crease
US6885086B1 (en) * 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US6841414B1 (en) * 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US6927483B1 (en) * 2003-03-07 2005-08-09 Amkor Technology, Inc. Semiconductor package exhibiting efficient lead placement
US6841888B2 (en) * 2003-06-04 2005-01-11 Yazaki Corporation Encapsulant for opto-electronic devices and method for making it
US20050067676A1 (en) * 2003-09-25 2005-03-31 Mahadevan Dave S. Method of forming a semiconductor package and structure thereof
US20060148127A1 (en) * 2004-12-31 2006-07-06 Carsem Semiconductor Sdn. Bhd. Method of manufacturing a cavity package

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060175689A1 (en) * 2005-02-08 2006-08-10 Stats Chippac Ltd. Multi-leadframe semiconductor package and method of manufacture
US7554179B2 (en) * 2005-02-08 2009-06-30 Stats Chippac Ltd. Multi-leadframe semiconductor package and method of manufacture
US9219025B1 (en) 2014-08-15 2015-12-22 Infineon Technologies Ag Molded flip-clip semiconductor package

Also Published As

Publication number Publication date
US20080286901A1 (en) 2008-11-20
US7741161B2 (en) 2010-06-22
US20050167790A1 (en) 2005-08-04

Similar Documents

Publication Publication Date Title
US20050146057A1 (en) Micro lead frame package having transparent encapsulant
US6429047B1 (en) Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same
US7476959B2 (en) Encapsulated electronic device
US6983537B2 (en) Method of making a plastic package with an air cavity
US6208020B1 (en) Leadframe for use in manufacturing a resin-molded semiconductor device
US6509636B1 (en) Semiconductor package
US5444025A (en) Process for encapsulating a semiconductor package having a heat sink using a jig
US6081029A (en) Resin encapsulated semiconductor device having a reduced thickness and improved reliability
US5438021A (en) Method of manufacturing a multiple-chip semiconductor device with different leadframes
US6126885A (en) Method for manufacturing resin-molded semiconductor device
US20010045640A1 (en) Resin-molded semiconductor device and method for manufacturing the same
US6054338A (en) Low cost ball grid array device and method of manufacture thereof
JPH08255860A (en) Lead frame, and method for forming lead frame
US20050184404A1 (en) Photosensitive semiconductor package with support member and method for fabricating the same
JPH0685222A (en) Solid-state image sensing device
JP2005502205A (en) Surface mountable optical coupling device package
CN101118895A (en) Semiconductor element with embedded heat sink
JPH0697326A (en) Semiconductor device and heat radiating member thereof
US6645792B2 (en) Lead frame and method for fabricating resin-encapsulated semiconductor device
JPH05235228A (en) Method of manufacturing electronic component
US10840172B2 (en) Leadframe, semiconductor package including a leadframe and method for forming a semiconductor package
JP3023303B2 (en) Semiconductor device molding method
KR100308899B1 (en) semiconductor package and method for fabricating the same
JPH07307350A (en) Semiconductor lead frame and package
JPH02144946A (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: CARSEM SEMICONDUCTOR SDN. BHD., MALAYSIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KHOR, AH;LEE, KOCK;CHAN, BOON;AND OTHERS;REEL/FRAME:015137/0607

Effective date: 20040528

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION