US20050156228A1 - Manufacture method and structure of a nonvolatile memory - Google Patents
Manufacture method and structure of a nonvolatile memory Download PDFInfo
- Publication number
- US20050156228A1 US20050156228A1 US10/758,132 US75813204A US2005156228A1 US 20050156228 A1 US20050156228 A1 US 20050156228A1 US 75813204 A US75813204 A US 75813204A US 2005156228 A1 US2005156228 A1 US 2005156228A1
- Authority
- US
- United States
- Prior art keywords
- gate dielectric
- dielectric layer
- layer
- volatile memory
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000015654 memory Effects 0.000 title claims abstract description 49
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 17
- 238000000034 method Methods 0.000 title claims description 14
- 125000005842 heteroatom Chemical group 0.000 claims abstract description 26
- 239000000463 material Substances 0.000 claims abstract description 19
- 238000003949 trap density measurement Methods 0.000 claims abstract description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 20
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 13
- 239000001301 oxygen Substances 0.000 claims description 13
- 229910052760 oxygen Inorganic materials 0.000 claims description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 11
- 229910052710 silicon Inorganic materials 0.000 claims description 11
- 239000010703 silicon Substances 0.000 claims description 11
- 229910052732 germanium Inorganic materials 0.000 claims description 9
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 9
- 238000010893 electron trap Methods 0.000 claims description 8
- 229910052757 nitrogen Inorganic materials 0.000 claims description 7
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 6
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 5
- 150000001875 compounds Chemical class 0.000 claims description 4
- 239000000203 mixture Substances 0.000 claims description 4
- 150000004767 nitrides Chemical class 0.000 claims 3
- 239000010410 layer Substances 0.000 description 85
- 230000014759 maintenance of location Effects 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 244000118350 Andrographis paniculata Species 0.000 description 3
- 241000196324 Embryophyta Species 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229920002994 synthetic fiber Polymers 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000002355 dual-layer Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- -1 nitride compounds Chemical class 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
Definitions
- This invention is regarded to the manufacturing method and its structure of a nonvolatile memory, especially for the manufacturing method and its structure of a flash memory nonvolatile memory with electrons capturing element units.
- the non-volatile memories there are two kinds of different structures existed in the same time. One of them is the floating gate device while the other one is the charge-trapping device.
- the structure shown in FIG. 1 is the non-volatile memory with the floating gate device. The way it momorize is through the storging of electrons on the floating gate 10 . It will creat a shift in the critical potential and then determines whether memory should be done or not.
- FIG. 2 is the structure of the well-known memory of the charge-trapping device type.
- two layers of insulators are piled together, including one oxide layer 22 , for example silicon dioxide and one electron storing layer 24 , for example silicon nitride (Si 3 N 4 ) or aluminum oxide (Al 2 O 3 ) to construct a gate dielectric layer 26 .
- the gate dielectric layers are not limited to two layers. You can also use structure with more than two layers.
- the gate dielectric layer 26 there is a gate layer G.
- the source electrode S and the drain electrode D they are located at the inner side of the base 20 of both sides of the gate dielectric layer 26 .
- the above-mentioned charge storage layer 24 has high dee-level trap density. It is capable to hold the electrons effectively thus achieve the purpose of charge storage.
- the memory can store one bite separately on both side of the charge storage layer 24 (which implies to have dual bite storage in one memory cell).
- the normal floating gate element unit type non-volatile memory of which one memory cell can only store one bite. Without changing the size of the memory, the former one can effectively increase the capacity of the memory.
- the main purpose of this invention is to bring up a way to maufacture and its structure of a kind of non-volatile memory.
- the charge storage layer With the planting of hetero element into the charge storage layer, the charge storage layer will have deeper electron trap density. This will make the electrons more stably stay in the charge storage layer and won't be that easy to loss away.
- This invention proposes a maufacturing method for a non-volatile memory.
- the gate dielectric layer contains at least two layers of different material layers. At least one hetero element is planted on the top of the gate dielectric layer so as to increase the electronic trap density. Then rebuild a new top material after removing the upmost layer of material.
- This invention provides a kind of non-volatile memory structure, including:
- the structure and the manufacturing method of the non-volatile memory in this invention enable the gate dielectric layer to contain at least one kind of hetero elements, such as Germanium (Ge), Silicon (Si), Nitrogen (N 2 ), Oxygen (O 2 ) and so on or other synthetic materials. Therefore, the electron trapping density can be inceased. Also the stored electron will stay more stably in the gate dielectric layer. Thus the goals of extending the retention time and solving the problem of bite combination can be achieved. The rebuilt of oxide layer on the top will also assure the electrons to stay more stably in the gate dielectric layer and won't loss away from the top oxide layer.
- hetero elements such as Germanium (Ge), Silicon (Si), Nitrogen (N 2 ), Oxygen (O 2 ) and so on or other synthetic materials. Therefore, the electron trapping density can be inceased. Also the stored electron will stay more stably in the gate dielectric layer. Thus the goals of extending the retention time and solving the problem of bite combination can be achieved. The rebuilt of oxide layer on the top will
- FIG. 1 is a schematic drawing of the structure of the well-known non-volatile memory of floating gate element unit type.
- FIG. 2 is a schematic drawing of the structure of the well-known non-volatile memory of dual layers charge capturing element unit type.
- FIG. 3A ⁇ 3 E are schematic drawings of the maufacturing method of the non-volatile memory in according to a preferred example of this invention.
- the feature of this invention is to plant at least one kind of hetero element to the charge storage layer of the charge capturing unit element type non-volatile memory.
- plant some elements such as Germanium (Ge), Silicon (Si), Nitrogen (N 2 ), Oxygen (O 2 ) and so on or other synthetic materials on the charge storage layer formed by nitride compounds.
- the electron storage layers will creat traps that can capture electron more easily. Also, the electrons will not combined together along with the increase of operation time. Therefore, it can effectively extend the retention time and also effectively solve the bite combination problem.
- FIGS. 3A-3E are the schematic drawings of the maufacturing method of the non-volatile memory in according to a preferred example of this invention.
- a base 40 in FIG. 3A for example using silicon base.
- a gate dielectric layer 42 on the base 40 contains at least two layers of different material layers. It is a three-layer material layers in this example. From bottom to top in sequence are a first oxide layer 44 , a charge storage layer 46 and a second oxide layer 48 .
- the oxide in the first oxide layer 44 and the second oxide layer 48 is silicon oxide (SiO 2 ) while the material for the charge storage layer 46 is silicon nitride (Si 3 N 4 ).
- a gate dielectric layer 42 with an ONO layer structure is formed on the base 40 .
- the charge storage layer is silicon nitride
- the charge storage layer is silicon nitride
- the charge storage layer 46 does not limit its material to silicon carbide.
- the particle diameter of those hetero elements have minimum value which are equal to the size of atms ( ⁇ 0.3 nanometer). Therefore, this invention can be applied in the manufacturing of nanometric grade flash memory.
- top oxide layer 48 on the gate dielectric layer 42 will be damaged after the planting of hetero elements and cause defects within the oxide layer, electrons stored in the charge storage layer 46 will be loss away through the top oxide layer 48 . Therefore, as shown in FIG. 3D , we can remove the top oxide layer first after the planting of the hetero elements, then we grow a high quality top oxide layer 50 to improve the phenomena of electron loss.
Abstract
The manufacturing method of a nonvolatile memory and its structure is achieved by building a gate dielectric layer on a base. The gate dielectric layer contains at least two layers of different material layers. At least one hetero element is planted on the top of the gate dielectric layer so as to increase the electronic trap density. Then rebuild a new top material after removing the upmost layer of material. Finally, build a gate electrode layer on the gate dielectric layer and form source/drain electrodes at the bases of both sides of the gate dielectric layer. In this invention, with the planting of the hetero element, it will form traps in the gate dielectric layer that can catch electrons more easily. Thus, the electrons won't combine together with the increase of operation time. The storage time can be effectively extended and the problem of the combination of bites can be solved.
Description
- This invention is regarded to the manufacturing method and its structure of a nonvolatile memory, especially for the manufacturing method and its structure of a flash memory nonvolatile memory with electrons capturing element units.
- Recent years, with the fast development in the semiconductors, the technique in the non-volatile memory is highly promoted. Start from the early Read Only Memory (ROM), Programed Read Only Memory (PROM), to the more recent Erasable Programed Read Only Memory (PEROM), Electronic Erasable Programed Read Only Memory (EEPROM) and flash memory. Among these, the flash memory element units are becoming more popular with the booming of portable electronic products. The roles of the flash memory is getting more important and will have better competetion potential in the market.
- As to the non-volatile memories, there are two kinds of different structures existed in the same time. One of them is the floating gate device while the other one is the charge-trapping device. The structure shown in
FIG. 1 is the non-volatile memory with the floating gate device. The way it momorize is through the storging of electrons on thefloating gate 10. It will creat a shift in the critical potential and then determines whether memory should be done or not. - As shown in
FIG. 2 is the structure of the well-known memory of the charge-trapping device type. On thebase 20 in the bottom, for example silicon base, two layers of insulators are piled together, including oneoxide layer 22, for example silicon dioxide and oneelectron storing layer 24, for example silicon nitride (Si3N4) or aluminum oxide (Al2O3) to construct a gatedielectric layer 26. But the gate dielectric layers are not limited to two layers. You can also use structure with more than two layers. Finally, on the top of this gatedielectric layer 26, there is a gate layer G. As to the source electrode S and the drain electrode D, they are located at the inner side of thebase 20 of both sides of the gatedielectric layer 26. The above-mentionedcharge storage layer 24 has high dee-level trap density. It is capable to hold the electrons effectively thus achieve the purpose of charge storage. - With this type of charge capturing element unit, the memory can store one bite separately on both side of the charge storage layer 24 (which implies to have dual bite storage in one memory cell). In contrast, the normal floating gate element unit type non-volatile memory, of which one memory cell can only store one bite. Without changing the size of the memory, the former one can effectively increase the capacity of the memory.
- However, there is a big problem in the retention time of the above-mentioned structure. As the
bottom oxide layer 22 will also trap a positive charge during the writing process, the energy barrier of thebottom oxide layer 22 will be lowered. Therefore the electron trapped in thecharge storage layer 24 will be more easily to pass through thebottom oxide layer 22. This will cause the loss of stored electrons and shorten the retention time. Also, the electrons trapped at both side of thecharge storage layer 24 will gradually combine together with the increase of operation time. Thus the original purpose of the dual bite storage will be gone. - In order to solve this issue, the main purpose of this invention is to bring up a way to maufacture and its structure of a kind of non-volatile memory. With the planting of hetero element into the charge storage layer, the charge storage layer will have deeper electron trap density. This will make the electrons more stably stay in the charge storage layer and won't be that easy to loss away.
- This invention proposes a maufacturing method for a non-volatile memory. First, build a gate dielectric layer on a base. The gate dielectric layer contains at least two layers of different material layers. At least one hetero element is planted on the top of the gate dielectric layer so as to increase the electronic trap density. Then rebuild a new top material after removing the upmost layer of material. Finally, build a gate electrode layer on the gate dielectric layer and form source/drain electrodes at the bases of both sides of the gate dielectric layer.
- This invention provides a kind of non-volatile memory structure, including:
-
- a base; a gate dielectric layer on the base, the gate dielectric layer has at least one kind of hetero element to increase the electron trapping density; a gate electrode layer on the top of the said gate dielectric layer; and a source/drain electrodes at the base on both sides of the said gate dielectric layer.
- The structure and the manufacturing method of the non-volatile memory in this invention enable the gate dielectric layer to contain at least one kind of hetero elements, such as Germanium (Ge), Silicon (Si), Nitrogen (N2), Oxygen (O2) and so on or other synthetic materials. Therefore, the electron trapping density can be inceased. Also the stored electron will stay more stably in the gate dielectric layer. Thus the goals of extending the retention time and solving the problem of bite combination can be achieved. The rebuilt of oxide layer on the top will also assure the electrons to stay more stably in the gate dielectric layer and won't loss away from the top oxide layer.
- To make the above-mentioned purpose and other purposes, characteristics, and advantages of this invention to be more clear and easy to understand, the following text will cite some preferred examples in combination with the attached figures to state more in detail as shown below:
-
FIG. 1 is a schematic drawing of the structure of the well-known non-volatile memory of floating gate element unit type. -
FIG. 2 is a schematic drawing of the structure of the well-known non-volatile memory of dual layers charge capturing element unit type. -
FIG. 3A ˜3E are schematic drawings of the maufacturing method of the non-volatile memory in according to a preferred example of this invention. - The representing symbols of the key parts:
-
- 10: floating gate electrode
- 20, 40: base
- 22, 44, 48, 50: oxide layers
- 24, 46: charge storage layer
- 26, 42: gate dielectric layer
- 52: gate electrode layer
- The feature of this invention is to plant at least one kind of hetero element to the charge storage layer of the charge capturing unit element type non-volatile memory. For example, plant some elements such as Germanium (Ge), Silicon (Si), Nitrogen (N2), Oxygen (O2) and so on or other synthetic materials on the charge storage layer formed by nitride compounds. The electron storage layers will creat traps that can capture electron more easily. Also, the electrons will not combined together along with the increase of operation time. Therefore, it can effectively extend the retention time and also effectively solve the bite combination problem.
- What shown in
FIGS. 3A-3E are the schematic drawings of the maufacturing method of the non-volatile memory in according to a preferred example of this invention. First, build abase 40 inFIG. 3A , for example using silicon base. Then, as shown inFIG. 3B , build agate dielectric layer 42 on thebase 40. The gate dielectric layer contains at least two layers of different material layers. It is a three-layer material layers in this example. From bottom to top in sequence are afirst oxide layer 44, acharge storage layer 46 and asecond oxide layer 48. The oxide in thefirst oxide layer 44 and thesecond oxide layer 48 is silicon oxide (SiO2) while the material for thecharge storage layer 46 is silicon nitride (Si3N4). Thus agate dielectric layer 42 with an ONO layer structure is formed on thebase 40. - Then, as shown in
FIG. 3C , proceed the planting of the hetero elements on thegate dielectric layer 42. For the case that the charge storage layer is silicon nitride, one can use Germanium (Ge), Silicon (Si), Nitrogen (N2), Oxygen (O2), Nitrogen (N), Oxygen (O) separately or mixture in any proportion, or combined hetero elements with the above elements (implies synthetic compounds) to creat deeper electron trap density. - This will make the electrons be stored more stably in
charge storage layer 46 and effectively increase electron trap density. Also, under the effect of hetero elements, we can decrease significantly the case of combination of different bites on both sides. Thus, we can effectively extend the retention time of thecharge storage layer 46 and effectively solve the bite combination problem. - The
charge storage layer 46 does not limit its material to silicon carbide. One can also use for example aluminum oxide (Al2O3) to achieve the effects of this invention as long as to corporate with appropriate hetero elements to make the electrons to be more stably stored incharge storage layer 46. - Besides, as to the increasing of electron trap density through the planting of hetero elements, the particle diameter of those hetero elements have minimum value which are equal to the size of atms (˜0.3 nanometer). Therefore, this invention can be applied in the manufacturing of nanometric grade flash memory.
- As the quality of the
top oxide layer 48 on thegate dielectric layer 42 will be damaged after the planting of hetero elements and cause defects within the oxide layer, electrons stored in thecharge storage layer 46 will be loss away through thetop oxide layer 48. Therefore, as shown inFIG. 3D , we can remove the top oxide layer first after the planting of the hetero elements, then we grow a high qualitytop oxide layer 50 to improve the phenomena of electron loss. - Finally, as shown in
FIG. 3E , form agate electrode layer 52 on the top ofgate dielectric layer 42. Then form separately a source electrode S and a drain electrode D at the base 40 at both sides of thegate dielectric layer 42. Thus, the manufacturing of the non-volatile memory of this invention is completed. - The non-volatile memories fabricated by the above-mentioned steps as shown in FIGS. 3A˜3E have advantages below:
-
- (1) The charge storage layer will increase the electron trap density after being planted with hetero elements.
- The electrons will be stored more stably in charge storage layer. Thus, we can effectively extend the retention time of the charge storage layer and effectively solve the bite combination problem.
- (2) The top oxide layer is reformed at last step. This will effectively decrease the damage of the quality caused by the planting of hetero elements and prevent the electrons to loss away through the top oxide layer material after removing the upmost layer of material. Finally, build a gate electrode layer on the gate dielectric layer and form source/drain electrodes at the bases of both sides of the gate dielectric layer.
- (1) The charge storage layer will increase the electron trap density after being planted with hetero elements.
- While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. Therefore, the protection range should be determined based on the defined ranges in the claims attached below.
Claims (14)
1) A kind of manufacturing method for the non-volatile memory, including the following steps:
build a gate dielectric layer on a base, the gate dielectric layer contains at least two layers of different material layers;
at least one hetero element is planted on the top of the gate dielectric layer so as to increase the electronic trap density;
rebuild a new top material after removing the upmost layer of material, and build a gate electrode layer on the gate dielectric layer and form source/drain electrodes at the bases of both sides of the gate dielectric layer.
2) A kind of manufacturing method for the non-volatile memory as the method in claim 1 , where the gate dielectric layer is composed by three layers of materials, in turns from bottom to the top are a first oxide layer, a nitride layer and a second oxide layer.
3) A kind of manufacturing method for the non-volatile memory as the method in claim 1 , where the hetero elements used are any one within Germanium (Ge), Silicon (Si), Nitrogen (N2), Oxygen (O2), Nitrogen (N), Oxygen (O) separately or multiple mixture therefrom.
4) A kind of manufacturing method for the non-volatile memory as the method in claim 1 , where the hetero elements used are compounds of Germanium (Ge), Silicon (Si), Nitrogen, Oxygen (O).
5) A kind of manufacturing method for the non-volatile memory, including the following steps:
build a gate dielectric layer on a base, the gate dielectric layer contains at least two layers of different material layers;
at least one hetero element is planted on the top of the gate dielectric layer so as to increase the electronic trap density, and
build a gate electrode layer on the gate dielectric layer and form source/drain electrodes at the bases of both sides of the gate dielectric layer.
6) A kind of manufacturing method for the non-volatile memory as the method in claim 5 , where the gate dielectric layer is composed by three layers of materials, in turns from bottom to the top are a first oxide layer, a nitride layer and a second oxide layer.
7) A kind of manufacturing method for the non-volatile memory as the method in claim 5 , where the hetero elements used are any one within Germanium (Ge), Silicon (Si), Nitrogen (N2), Oxygen (O2), Nitrogen (N), Oxygen (O) separately or multiple mixture therefrom.
8) A kind of manufacturing method for the non-volatile memory as the method in claim 5 , where the hetero elements used are compounds of Germanium (Ge), Silicon (Si), Nitrogen, Oxygen (O).
9) A kind of manufacturing method for the non-volatile memory as the method in claim 5 , where the gate dielectric layer is composed by two layers of materials, in turns from bottom to the top are an oxide layer and a charge storage layer.
10) A kind of manufacturing method for the non-volatile memory as the method in claim 9 , where the charge storage layer is chosed one between silicon nitride and aluminum oxide.
11) A kind of non-volatile memory structure, including:
a base;
a gate dielectric layer on the base, the gate dielectric layer has at least one kind of hetero element to increase the electron trapping density;
a gate electrode layer on the top of the said gate dielectric layer;
and a source/drain electrodes at the base on both sides of the said gate dielectric layer.
12) A kind of non-volatile memory structure, as the structure in claim 11 , where the gate dielectric layer in turns from bottom to the top including a first oxide layer, a nitride layer and a second oxide layer.
13) A kind of non-volatile memory structure, as the structure in claim 11 , where the hetero elements used are any one within Germanium (Ge), Silicon (Si), Nitrogen (N2), Oxygen (O2), Nitrogen (N), Oxygen (O) separately or multiple mixture therefrom.
14) A kind of non-volatile memory structure, as the structure in claim 11 , where the hetero elements used are compounds of Germanium (Ge), Silicon (Si), Nitrogen (N), Oxygen (O).
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/758,132 US20050156228A1 (en) | 2004-01-16 | 2004-01-16 | Manufacture method and structure of a nonvolatile memory |
US11/969,119 US7777267B2 (en) | 2004-01-16 | 2008-01-03 | Manufacture method and structure of a nonvolatile memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/758,132 US20050156228A1 (en) | 2004-01-16 | 2004-01-16 | Manufacture method and structure of a nonvolatile memory |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/969,119 Continuation US7777267B2 (en) | 2004-01-16 | 2008-01-03 | Manufacture method and structure of a nonvolatile memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050156228A1 true US20050156228A1 (en) | 2005-07-21 |
Family
ID=34749464
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/758,132 Abandoned US20050156228A1 (en) | 2004-01-16 | 2004-01-16 | Manufacture method and structure of a nonvolatile memory |
US11/969,119 Expired - Fee Related US7777267B2 (en) | 2004-01-16 | 2008-01-03 | Manufacture method and structure of a nonvolatile memory |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/969,119 Expired - Fee Related US7777267B2 (en) | 2004-01-16 | 2008-01-03 | Manufacture method and structure of a nonvolatile memory |
Country Status (1)
Country | Link |
---|---|
US (2) | US20050156228A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050051191A1 (en) * | 2003-09-09 | 2005-03-10 | Shih-Chieh Kao | [cleaning method used in interconnect process] |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4683645A (en) * | 1985-06-28 | 1987-08-04 | Northern Telecom Limited | Process of fabricating MOS devices having shallow source and drain junctions |
US4870470A (en) * | 1987-10-16 | 1989-09-26 | International Business Machines Corporation | Non-volatile memory cell having Si rich silicon nitride charge trapping layer |
US5371027A (en) * | 1992-03-12 | 1994-12-06 | U.S. Philips Corporation | Method of manufacturing a semiconductor device having a non-volatile memory with an improved tunnel oxide |
US6319775B1 (en) * | 1999-10-25 | 2001-11-20 | Advanced Micro Devices, Inc. | Nitridation process for fabricating an ONO floating-gate electrode in a two-bit EEPROM device |
US20030232507A1 (en) * | 2002-06-12 | 2003-12-18 | Macronix International Co., Ltd. | Method for fabricating a semiconductor device having an ONO film |
US20050245009A1 (en) * | 2004-04-28 | 2005-11-03 | International Business Machines Corporation | Backgated finfet having diferent oxide thicknesses |
US7015101B2 (en) * | 2003-10-09 | 2006-03-21 | Chartered Semiconductor Manufacturing Ltd. | Multi-level gate SONOS flash memory device with high voltage oxide and method for the fabrication thereof |
US7074677B1 (en) * | 2002-11-29 | 2006-07-11 | Fasl Llc | Memory with improved charge-trapping dielectric layer |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5714766A (en) * | 1995-09-29 | 1998-02-03 | International Business Machines Corporation | Nano-structure memory device |
JP2000106401A (en) * | 1998-09-29 | 2000-04-11 | Sony Corp | Memory element, manufacture thereof and integrated circuit |
US7202523B2 (en) * | 2003-11-17 | 2007-04-10 | Micron Technology, Inc. | NROM flash memory devices on ultrathin silicon |
-
2004
- 2004-01-16 US US10/758,132 patent/US20050156228A1/en not_active Abandoned
-
2008
- 2008-01-03 US US11/969,119 patent/US7777267B2/en not_active Expired - Fee Related
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4683645A (en) * | 1985-06-28 | 1987-08-04 | Northern Telecom Limited | Process of fabricating MOS devices having shallow source and drain junctions |
US4870470A (en) * | 1987-10-16 | 1989-09-26 | International Business Machines Corporation | Non-volatile memory cell having Si rich silicon nitride charge trapping layer |
US5371027A (en) * | 1992-03-12 | 1994-12-06 | U.S. Philips Corporation | Method of manufacturing a semiconductor device having a non-volatile memory with an improved tunnel oxide |
US6319775B1 (en) * | 1999-10-25 | 2001-11-20 | Advanced Micro Devices, Inc. | Nitridation process for fabricating an ONO floating-gate electrode in a two-bit EEPROM device |
US20030232507A1 (en) * | 2002-06-12 | 2003-12-18 | Macronix International Co., Ltd. | Method for fabricating a semiconductor device having an ONO film |
US7074677B1 (en) * | 2002-11-29 | 2006-07-11 | Fasl Llc | Memory with improved charge-trapping dielectric layer |
US7015101B2 (en) * | 2003-10-09 | 2006-03-21 | Chartered Semiconductor Manufacturing Ltd. | Multi-level gate SONOS flash memory device with high voltage oxide and method for the fabrication thereof |
US20050245009A1 (en) * | 2004-04-28 | 2005-11-03 | International Business Machines Corporation | Backgated finfet having diferent oxide thicknesses |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050051191A1 (en) * | 2003-09-09 | 2005-03-10 | Shih-Chieh Kao | [cleaning method used in interconnect process] |
Also Published As
Publication number | Publication date |
---|---|
US7777267B2 (en) | 2010-08-17 |
US20080150048A1 (en) | 2008-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10727249B2 (en) | Memory cells, integrated structures and memory arrays | |
US8816422B2 (en) | Multi-trapping layer flash memory cell | |
JP5154841B2 (en) | Method for manufacturing nonvolatile memory device | |
US20080087944A1 (en) | Charge trap memory device | |
US7795088B2 (en) | Method for manufacturing memory cell | |
JP2006229233A (en) | Nonvolatile memory element equipped with a plurality of trap films | |
US20120018795A1 (en) | Non-volatile memory and manufacturing method thereof | |
KR100745400B1 (en) | Gate structure and method of forming the same, non-volatile memory device and method of manufacturing the same | |
US7164177B2 (en) | Multi-level memory cell | |
KR100953050B1 (en) | Nonvolatile memory device and method of manufacturing the same | |
US20070029602A1 (en) | Non-volatile memory device and fabricating method thereof | |
US8362615B2 (en) | Memory and manufacturing method thereof | |
US20090159951A1 (en) | Flash memory device | |
US7777267B2 (en) | Manufacture method and structure of a nonvolatile memory | |
US10121669B2 (en) | Flash memory fabrication method | |
CN102097436B (en) | SONOS storage unit and operating method thereof | |
US7033956B1 (en) | Semiconductor memory devices and methods for making the same | |
JP5421549B2 (en) | Semiconductor device manufacturing method and semiconductor device | |
JP2004056071A (en) | Method of manufacturing semiconductor device, and semiconductor device | |
US7244652B2 (en) | Method of forming a split programming virtual ground SONOS memory | |
US11444208B2 (en) | Non-volatile memory device having low-k dielectric layer on sidewall of control gate electrode | |
TWI240316B (en) | Method of fabricating non-volatile memory | |
CN106169479A (en) | SONOS memorizer and process | |
KR100880230B1 (en) | Semi-conductor device, and method for fabricating thereof | |
KR100869745B1 (en) | Semi-conductor device, and method for fabricating thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CHUNG YUAN CHRISTIAN UNIVERSITY, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JENG, ERIK S.;CHOU, WU-CHING;HUNG, CHIH-HSUEH;AND OTHERS;REEL/FRAME:014940/0968;SIGNING DATES FROM 20031218 TO 20031225 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |