US20050158887A1

US20050158887A1 - Yield based, in-line defect sampling method

Info

Publication number: US20050158887A1
Application number: US11/054,266
Authority: US
Inventors: Steven Simmons
Original assignee: Individual
Current assignee: Individual
Priority date: 1998-08-21
Filing date: 2005-02-09
Publication date: 2005-07-21
Also published as: US6613590B2; US20040054432A1; US6265232B1; US6890775B2; US20010023083A1

Abstract

A test method provides a sample of wafer level defects most likely to cause yield loss on a semiconductor wafer subdivided into a plurality of integrated circuits (ICs). Defect size and location data from an inspection tool is manipulated in an algorithm based on defect sizes and geometry parameters. The defects are classified by defect size to form size based populations. The contribution of each size range of defect population to yield loss is calculated and random samples for review are selected from each defect size population. The number of samples from each size defect population is proportional to the predicted yield impact of each sample. The method is rapid and permits on-line process modification to reduce yield losses.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of application Ser. No. 10/651,665, filed Aug. 29, 2003, pending, which is a continuation of application Ser. No. 09/847,708, filed May 2, 2001, now U.S. Pat. No. 6,613,590, issued Sep. 2, 2003, which is a continuation of application Ser. No. 09/138,295, filed Aug. 21, 1998, now U.S. Pat. No. 6,265,232, issued Jul. 24, 2001.

BACKGROUND OF THE INVENTION

1. Field of the Invention
This invention relates generally to integrated circuit semiconductor device manufacturing. More particularly, the instant invention pertains to methods for integrated circuit defect detection, classification, and review in the wafer stage of the integrated circuit semiconductor device manufacturing process.
2. State of the Art
Integrated circuit semiconductor devices (ICs) are small electronic circuits formed on the surface of a wafer of semiconductor material such as silicon. The ICs are fabricated in plurality in wafer form and tested by a probe to determine electronic characteristics applicable to the intended use of the ICs. The wafer is then subdivided into discrete IC chips or dice, and then further tested and assembled for customer use through various well-known individual die IC testing and packaging techniques, including lead frame packaging, Chip-On-Board (COB) packaging, and flip-chip packaging (FCP). Depending upon the die and wafer sizes, each wafer is divided into a few dice or as many as several hundred or more than one thousand discrete dice.
Tests may be conducted at various stages in the manufacturing process
The tests generally conducted on packaged ICs are known as pre-grade, burn-in, and final tests, which test ICs for defects and functionality, and grade each IC for speed. Where the probability that a wafer or a wafer lot will yield acceptable ICs is high, tests are typically omitted for most of the ICs and reliance for at least some tests is placed on testing of a relatively small sample of ICs.
The yield in manufacture of ICs is normally limited by defects. Defects may be inherent in the semiconductor material from which a number of wafers are sliced, or may result from any of the manufacturing steps including initial wafer slicing. Defects are generally classified as either “lethal” defects, which will disable an IC, or “benign” defects. Benign defects may have various degrees of benignancy. For example, some defects may be tolerated for certain less demanding use of the IC, or the IC or wafer may be reworked relatively easily for satisfactory operability in other applications.
When any of the wafers in a wafer lot appear to be unreliable because of fabrication or process errors, all of the wafers in the lot typically undergo enhanced reliability testing. A wafer lot may comprise 50 or more wafers, many of which are probably not deemed to be unreliable. Thus, in requiring testing of all wafers, a large waste in test time, labor and expense is incurred.
In addition, ICs which may be initially rejected based on a particular test criterion may be later retested to meet different specifications. Again, test facilities and personnel time are diverted from testing untested ICs to do retesting.
A substantial part of the cost in producing integrated circuits is incurred in testing the devices. Thus, it is important to identify potentially defective ICs as early as possible in the manufacturing process to not only reduce intermediate and final testing costs, but to avoid the other manufacturing expenses in the production of failing ICs. Identification of wafer defects prior to subsequent IC manufacturing steps and extensive testing steps is beneficial in deciding whether the wafer or other wafers in the lot should be used, reworked, or discarded. In addition, under the current test protocol, the initial elimination of potentially defective ICs from the manufacturing process will avoid the necessity of testing large numbers of ICs from other wafers in the same wafer lot.
As described in U.S. Pat. No. 5,301,143 of Ohri et al., U.S. Pat. No. 5,294,812 of Hashimoto et al., and U.S. Pat. No. 5,103,166 of Jeon et al., some methods have been devised to electronically identify individual ICs. Such methods take place “off” the manufacturing line and involve the use of electrically retrievable identification (ID) codes, such as so-called “fuse IDs” which are programmed into individual ICs for identification. The programming of a fuse-ID typically involves selectively blowing an arrangement of fuses and anti-fuses in an IC so that when accessed, an ID code for the particular IC is outputted. Unfortunately, none of these methods addresses the problems of identifying those ICs on a manufacturing line which will probably fail during subsequent testing and processing, and identifying wafers which will probably have an unacceptable failure rate, i.e., yield loss.
Various apparatus have been devised for locating, identifying, and microscopically examining surface defects on semiconductor wafers, LCDs and the like. Such equipment is disclosed, for example, in U.S. Pat. No. 5,127,726 of Moran, U.S. Pat. No. 5,544,256 of Brecher et al., and U.S. Pat. No. 4,376,583 of Alford et al.,
Commercially available wafer scanning tools are made by KLA Instruments Corporation of Santa Clara, Calif., Tencor Instruments Corporation of Mountain View, Calif., Inspex, Inc. of Billerica, Mass., and other companies.
In an attempt to determine when a defect or defects may be lethal or killing to the purpose of an IC, defects have been classified by size, e.g., “large area defects” and “point defects,” and by the number of defects in a statistically generated “cluster” of defects. In addition, defects may be further classified by type or cause, e.g., incomplete etch, stacking faults, slip, dislocations, particle contamination, pinholes (intrusions), bridges (protrusions), etc.
U.S. Pat. No. 5,539,752 of Berezin et al. discloses a method for automated defect analysis of semiconductor wafers, using available wafer scanning tools. Defects from different sub-populations are initially preclassified by type, so that subsequent counts of each type on wafers will provide numbers of each type to provide warnings regarding particular manufacturing steps.
In U.S. Pat. No. 5,240,866 of Friedman et al., a method for characterizing circuit defects in a wafer is based on detecting clustering of defects to find a common cause.
Automatic defect detection and sampling is discussed in S. L. Riley, Optical Inspection of Wafers Using Large-Area Defect Detection and Sampling, IEEE Computer Society Press, 1992, pp 12-21. The proposed algorithm relies on the detection of clustered chips and selects defects for sampling on the basis of clustering, without considering defect size or the predicted effect on yield.

BRIEF SUMMARY OF THE INVENTION

The present invention is directed to a method for identifying integrated circuit defects at the wafer stage and classifying the identified defects in accordance with the predicted potential for causing losses in yield, whereby measures may be taken in-line to correct or ameliorate the losses, a method for identifying wafer defects having the greatest predicted effect on yield loss, whereby in-line corrective measures are directed at the defects which affect wafer yield to the greatest degree, and such methods which may be carried out with the use of a computer.
The invention relates to the identification of semiconductor wafers having the greatest predictive yield loss so that the reasons for such yield loss may be addressed in-line. The method of processing includes surface inspection to determine defects on the wafer wherein defects are classified in a computer generated file by numbers, locations, ranges of sizes, defect types and the particular die or dice affected thereby.
In an algorithm of the invention, a die yield loss value DYL is calculated for each die of the wafer; the DYL values are summed to obtain a wafer yield loss value WYL. The effect of each size range of defect upon wafer yield loss WYL may then be calculated.
Defects may then be randomly selected from each defect size range for engineering review, whereby in-line changes may be made to the production process to reduce the numbers or effects of defects most affecting the wafer yield.
Thus, the method permits the defects having the greatest yield limiting effects to be addressed, without undue effort wasted on defects having lesser effects or no effects on yield.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a plan view of an exemplary prior art wafer defect map generated by a surface inspection tool;
FIG. 2A is a flow diagram illustrating initial steps of a method of the instant invention in an IC manufacturing process;
FIG. 2B is a flow diagram illustrating latter steps of a method of the instant invention in an IC manufacturing process, and is a continuation of FIG. 2A;
FIG. 3 is an example of a tabular collation of computer-generated intermediate defect calculation values resulting from a method of the invention; and
FIG. 4 is an example of a log sheet indicating the selection of sampled defects and an evaluation thereof in accordance with the method of the invention.

DETAILED DESCRIPTION OF THE INVENTION

The invention comprises an improved method for the testing of integrated circuit semiconductor devices in the wafer stage. Inspection tools identify each identifiable wafer defect 14 by location and size. The method strategically selects a sample of defects 14 which have characteristics preselected to have the greatest negative impact on wafer yield. The method employs an algorithm which incorporates the defect size distribution, the defect spatial distribution, and a yield metric.
The steps comprising the method of the instant invention are illustrated in drawing FIGS. 2A and 2B. In Step 20, a wafer inspection tool such as those known in the art inspects a wafer 12. For each wafer 12, a defect file is generated in Step 22, identifying each defect 14 and characterizing it by the die or dice 16 it affects (die location), the defect's location on each die it affects (inner die location), and defect size. A wafer map 10 indicating the location of each detected defect 14 may also be prepared by the inspection tool, as shown in FIG. 1. The wafer map 10 represents the wafer 12 and has coordinates showing scribe lines 18 separating the individual dice 16.
The sampling method of the instant invention is encased in a program which reads the defect file generated in step 20 and automatically conducts computations in intermediate steps 22 through 34 to produce a sample of defects 14 for review, classification and decision in step 36. The defects 14 automatically chosen for sampling are determined by the algorithm to be those representative of defects most likely to cause wafer yield losses WYL. Thus, the limited resources available for testing are used more effectively to evaluate defects 14 projected to have the greatest effect on yield. The projected effects of the most critical defects may then be addressed in-line in step 36, wherein appropriate measures may be taken to reduce wafer yield losses WYL. Various possible courses of action include:

- (a) accepting the wafer 12 for further processing;
- (b) rejecting the wafer entirely;
- (c) reworking the wafer to remove defects;
- (d) identifying dice predicted to fail, and avoiding expenditure of resources on such dice, to the extent possible;
- (e) applying further tests to the subject wafer and/or other wafers of the same lot;
- (f) accepting, or rejecting related wafers.

In Step 24 of the method of the invention, the defects 14 are stratified by size into a plurality of size ranges or “size bins.” The number n of size range bins may be as low as three or four, or as high as desired. Generally, the use of more than six or seven size range bins does not significantly enhance the method. In a typical program of the method, six bins are used to classify defects 14 in the following size ranges:

- Bin 1: 0.0 to 0.5 square μm
- Bin 2: 0.5 to 1.0 square μm
- Bin 3: 1.0 to 2.0 square μm
- Bin 4: 2.0 to 4.0 square μm
- Bin 5: 4.0 to 8.0 square μm
- Bin 6: >8.0 square μm
  The total number T of defects 14 in each of the n size range bins is counted to obtain values for T₀through T_n.

In accordance with Step 26, each defect 14 detected by the surface inspection tool is then assigned a defect weight value WV which reflects its projected effect on wafer yield. The defect weight value WV is based on defect size and part type specific geometry parameters, as known from historical records and/or projected therefrom. The algorithm of the invention may be set up to associate a particular defect weight value WV based on (a) defect size and (b) location of the defect 14 on an IC die 16. The greater the value of the defect weight, the greater the projected impact on yield.
For each inspected IC die 16 of the wafer 12, the defect weight values of the applicable defect(s) 14 are used to produce, in Step 28, a die yield loss metric DYL. This DYL has values between X and Y, where X and Y may be 0.0 and 1.0, for example. A DYL value of 0.0 represents a prediction of no yield loss, and a value of 1.0 represents a prediction of a fatal yield loss from the defect(s), i.e. no yield. Thus, the higher the DYL value, the greater the predicted effect of the defect(s) on the IC die.
For purposes of the program, other numerical values may be assigned to X and Y. Preferably, the values for X and Y correspond to the lower and upper limits for defect weight DW. Values of 0.0 and 1.0 simplify the calculations, however, and will be used throughout this discussion.
The cumulative effect of all weighted defects on an individual die i is calculated to produce a die yield loss value DYL_ifor that die. A DYL value for each IC die on the wafer 12 is calculated.
The calculated predicted die yield losses DYLs for all dice 16 on the wafer 12 are then summed in Step 30 to obtain a value for wafer level yield loss WYL.
WYL=ΣDYL_i
The effect of the defects 14 in each defect size “bin” is determined by stripping off the values of each of the defects in a bin, and re-computing the wafer level yield loss value WYL. This is shown in Step 32 of drawing FIG. 2B. A large reduction in the wafer level yield loss WYL (or die level yield loss DYL) indicates that defects 14 in the stripped bin have a large effect upon the particular yield loss. Conversely, a small reduction in WYL indicates that defects 14 in the stripped bin have little effect upon the yield loss. The program quantifies the yield loss assigned to each die 16 and to the total wafer 12, where each size “bin” is excluded, in turn, from the calculations.
DYL_i,1=yield loss metric assigned to die i with Bin 1 defects excluded.
Values of an intermediate parameter D are calculated for each bin, indicating the relative drops, i.e. reductions in wafer yield loss when defects of each size “bin” are, in turn, excluded. For example, for bin 1, $D_{1} = \frac{WYL - {WYL}_{1}}{WYL} = 1 - \frac{{WYL}_{1}}{WYL}$
where 0.0≦D₁≦1.0.
The larger the value of D, the greater the influence the particular excluded “size bin” has on the wafer level yield loss WYL.
As indicated in Step 34, particular defects are then randomly selected from the defect bins and outputted to a file for review. Logic may be included for limiting the number of defects sampled from the same die.
The defect selection is preferably based on the proportion of the total wafer level yield loss WYL attributable to the particular size bin. Thus, the proportion P₁of WYL attributable to the first bin (bin number 1) is: $P_{1_{n}} = \frac{D_{1}}{\sum D_{i}}$
where 0.0≦P≦1.0 and i=1
where P_T=the total of all Ps=1.0.
A decision is made regarding the total number of defects S_Tto sample for review and evaluation. This decision is based on the time and resources available for such evaluation. The number of samples from each size bin is set to be proportional to the WYL attributable to the bin:
S ₁ P=P ₁ ×S _T
S ₂ =P ₂ ×S _T
etc.
The determined numbers S of defect samples may be randomly selected from each size range bin and outputted to a file for engineering review. Currently known random sampling programs for a single population may be applied to the defect population of each individual size range bin.
In summary, the method collects a sample of defects 14 which are predicted to have the greatest impact on wafer yield, based on defect size, defect spatial characteristics and a yield metric. Thus, as shown in Step 36, defects 14 which reduce the wafer yield to the greatest extent may be identified and addressed in-line to limit their effect on yield.

EXAMPLE

In an example of an algorithm of the invention applied to a semiconductor wafer having the defect map of FIG. 1, six “size bins” are selected to cover the following defect size ranges:

- Bin 1: 0.0 to 0.5 square μm
- Bin 2: 0.5 to 1.0 square μm
- Bin 3: 1.0 to 2.0 square μm
- Bin 4: 2.0 to 4.0 square μm
- Bin 5: 4.0 to 8.0 square μm
- Bin 6: >8.0 square μm

Wafer defect data generated by an inspection tool are treated by an algorithm to assign defects to size range bins. Calculations are performed as previously described to provide, for each size range bin:

- a. the percentage of defects in each bin,
- b. the WYL attributable to each bin,
- c. the relative yield drop D for each bin,
- d. the proportion of D attributable to each bin, and
- e. the calculated number of samples from each size range bin (rounded off to whole numbers).

Exemplary data may be printed out from the computer generated file as illustrated in drawing FIG. 3.
The computer program then selects the indicated number of samples from each size range bin in a statistically random manner. In this example, the 12 selected defects may be more thoroughly examined, by microscope for example, or by other means and methods which are appropriate, for determining the proper action to take. A log sheet useful in compiling a final test report for the wafer is indicated in drawing FIG. 4, and has spaces for recording the results of manual microscopic examination by an electron microscope or optical microscope.
As a result of using this method, manufacturing and test resources may be judiciously used in Step 36 to evaluate defects having the greatest effect upon yield loss. The focus of process evaluation may be quickly drawn to defects having the greatest effect on yield, reducing waste in manufacturing and testing costs.
While the method of this invention may be performed manually, it is advantageously digitally performed on a computer for ease and speed. A computer program to accomplish the method may take any of a variety of forms, all of which produce the same results, i.e., a sampling of defects having the greatest effect on wafer yield. The calculations outlined herein represent a rapid, accurate and easily conducted program for obtaining the desired results.
It is apparent to those skilled in the art that various changes and modifications, including variations in step order, etc. may be made to the sampling method and program of the invention as described herein without departing from the spirit and scope of the invention as defined in the following claims.

Claims

1. A wafer comprising:

a plurality of semiconductor dice located on a wafer having a determined number of defects, each of the defects having a known size and location and having an effect of semiconductor die yield for the plurality of semiconductor dice of the wafer, an estimated semiconductor die yield loss (DYL) of the semiconductor die of the plurality of semiconductor dice of the wafer determined based on number and weight of the defect(s) on each semiconductor die of the plurality of semiconductor dice of the wafer, the estimated semiconductor die yield loss having lower and upper limits for summing all of the DYL of the plurality of semiconductor dice on the wafer for obtaining a wafer yield loss (WYL), the defects of the plurality of semiconductor dice of the wafer subdivided into a plurality of size range populations of defects for the plurality of semiconductor dice of the wafer, the relative contribution of each size range population of defects of the plurality of the semiconductor dice determining the wafer yield loss (WYL).

2. The wafer of claim 1, wherein the DYL comprises calculating an estimated die yield loss having lower and upper limits of zero and 1.0, respectively.

3. The wafer of claim 2, wherein the lower limit comprises a representation of no yield loss attributable to the defects and the upper limit comprises a representation of fatal yield loss attributable to the defects.

4. The wafer of claim 1, wherein subdividing the defects into the plurality of size range populations of defects comprises subdividing the defects into a plurality of 0 to 10 size range populations.

5. An in-process wafer comprising:

a plurality of semiconductor dice on a wafer having defects classified by size and location for classifying each of the defects into one of size range populations of defects in a computer file, each defect having a weight assigned thereto for representing an estimated effect of the defects on die yield for the semiconductor dice, an estimated die yield loss (DYL) for each semiconductor die of the semiconductor dice determined based on number and weight of the defects on each semiconductor die of the plurality of semiconductor dice, all DYL of the plurality of semiconductor dice on the wafer summed for obtaining a wafer yield loss (WYL), the defects of the plurality of semiconductor dice of the wafer subdivided into a plurality of size range populations of defects for determining a relative contribution of each size range population of defects of the plurality to the WYL, the relative contribution of each size range population of defects of the plurality of defects to the wafer yield loss is determined by discarding data for each size range population of defects of the plurality and calculating, in turn, a drop in the WYL for combined size range populations excepting the discarded data, summing the calculated WYL to obtain a drop sum, dividing the drop sum to determine a relative drop attributable to each size range population of defects of the plurality, and randomly selecting defects from each size range population of defects of the plurality.

6. The in-process wafer of claim 5, further comprising:

randomly selecting defects from each size range population of defects of the plurality, a number selected from each size range population of defects of the plurality in proportion to the relative contribution thereof, the randomly selected defects being weighted to represent defects having a greatest effect on yield losses.

7. The in-process wafer of claim 6, further comprising:

reviewing the randomly selected defects and determining in-line action required to reduce wafer yield losses.

8. The in-process wafer of claim 7, wherein reviewing the randomly selected defects includes visual inspection by a microscope.

9. The in-process wafer of claim 7, wherein determining in-line action comprises determining if an individual semiconductor die of the semiconductor dice on the wafer is acceptable to proceed in a manufacturing process.

10. The in-process wafer of claim 5, wherein determining defects on the semiconductor dice is performed by an automated surface inspection tool.

11. A plurality of semiconductor dice in wafer form comprising:

a plurality of semiconductor dice having defects classified by size and location by assigning a weight to each of the defects representing an estimated effect of each defect on die yield, an estimated die yield loss (DYL) for each of the plurality of semiconductor dice determined based on number and weight of the defects on each of the plurality of semiconductor dice in wafer form for summing all DYL of the plurality of semiconductor dice on a wafer to obtain a wafer yield loss (WYL), the defects subdivided into a plurality of size range populations of defects, a relative contribution determined of each size range population of defects of the plurality to the WYL, defects randomly selected from each size range population of defects of the plurality, a number selected from each size range population of defects of the plurality in proportion to the relative contribution thereof, the randomly selected defects weighted to represent defects having a greatest effect on yield losses.

12. The plurality of semiconductor dice in wafer form of claim 11, further comprising:

defects being randomly selected by reviewing the defects for determining in-line action required to reduce the WYL.

13. The plurality of semiconductor dice in wafer form of claim 11, wherein each of the defects being classified into one of the plurality of size range populations of defects.

14. The plurality of semiconductor dice in wafer form of claim 11, wherein the estimated die yield loss calculated has lower and upper limits of zero and 1.0, respectively.

15. The plurality of semiconductor dice in wafer form of claim 14, wherein the lower limit comprises a representation of no yield loss attributable to the defects and the upper limit comprises a representation of fatal yield loss attributable to the defects.

16. The plurality of semiconductor dice in wafer form of claim 11, wherein the defects are subdivided into a plurality of 0 to 10 size range populations.

17. The plurality of semiconductor dice in wafer form of claim 11, wherein the relative contribution of each size range population of defects of the plurality to the WYL being determined by discarding data for each size range population of defects of the plurality and calculating, in turn, a drop in WYL for combined size range populations excepting the discarded data, summing the calculated drop in WYL to obtain a drop sum, and dividing the drop sum to determine a relative drop attributable to each size range population of defects of the plurality.

18. The plurality of semiconductor dice in wafer form of claim 12, wherein the in-line action required to reduce the WYL determining if an individual semiconductor die of the plurality of semiconductor dice in wafer form is acceptable to proceed in a manufacturing process.