US20050253177A1 - Two-transistor pixel with buried reset channel and method of formation - Google Patents
Two-transistor pixel with buried reset channel and method of formation Download PDFInfo
- Publication number
- US20050253177A1 US20050253177A1 US11/157,788 US15778805A US2005253177A1 US 20050253177 A1 US20050253177 A1 US 20050253177A1 US 15778805 A US15778805 A US 15778805A US 2005253177 A1 US2005253177 A1 US 2005253177A1
- Authority
- US
- United States
- Prior art keywords
- region
- reset
- pixel
- photodiode
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 13
- 230000015572 biosynthetic process Effects 0.000 title description 9
- 239000003990 capacitor Substances 0.000 claims abstract description 21
- 239000000758 substrate Substances 0.000 claims description 35
- 230000010354 integration Effects 0.000 claims description 7
- 239000004020 conductor Substances 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims description 5
- 238000010168 coupling process Methods 0.000 claims description 5
- 238000005859 coupling reaction Methods 0.000 claims description 5
- 238000004891 communication Methods 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 29
- 239000002019 doping agent Substances 0.000 description 24
- 238000002955 isolation Methods 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 238000002513 implantation Methods 0.000 description 10
- 150000002500 ions Chemical class 0.000 description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 238000012545 processing Methods 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 7
- 229910021332 silicide Inorganic materials 0.000 description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 6
- 230000004888 barrier function Effects 0.000 description 5
- 239000003989 dielectric material Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910052787 antimony Inorganic materials 0.000 description 3
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910052790 beryllium Inorganic materials 0.000 description 2
- ATBAMAFKBVZNFJ-UHFFFAOYSA-N beryllium atom Chemical compound [Be] ATBAMAFKBVZNFJ-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052749 magnesium Inorganic materials 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- -1 SiO or SiO2 Chemical compound 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- YXTPWUNVHCYOSP-UHFFFAOYSA-N bis($l^{2}-silanylidene)molybdenum Chemical compound [Si]=[Mo]=[Si] YXTPWUNVHCYOSP-UHFFFAOYSA-N 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000005574 cross-species transmission Effects 0.000 description 1
- 238000013144 data compression Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003574 free electron Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021344 molybdenum silicide Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
Definitions
- the present invention relates to a method and apparatus for resetting a charge collection node of a CMOS imager pixel.
- CMOS imagers have been increasingly used as low cost imaging devices.
- a CMOS imager circuit includes a focal plane array of pixel cells, each one of the cells typically including a photodiode for integrating photo-generated charge in the underlying portion of a substrate, a source follower transistor which receives a voltage from the photodiode and provides an output signal, and a reset transistor for resetting the photodiode to a predetermined voltage before a charge integration period.
- a transfer transistor may be used to transfer charge from the photodiode to a diffusion node connected to the source follower transistor.
- FIG. 1 illustrates a known three-transistor (3T) pixel cell 20 .
- the photocollection region 30 of a photodiode is electrically connected to the gate of a source follower transistor 36 , the output of which is selectively applied to column output line 41 by row select transistor 38 .
- Reset transistor 32 selectively resets the photocollection region 30 to a predetermined voltage by coupling a voltage Vdd to the photocollection region 30 during a reset period which precedes or follows a charge integration period.
- a four-transistor (4T) design provides a transfer transistor to switch charge from the photocollection region 30 to the gate of source follower transistor 36 .
- the present invention provides a simplified two-transistor (2T) pixel for a CMOS active pixel imager which omits a conventional reset transistor in favor of a buried reset channel region for resetting a charge collection region of a photodiode.
- the reset region is provided between a voltage source and a photodiode. Reset is accomplished by applying a pulse voltage to one side of a capacitor, the other side of which is coupled to the reset region which forces charge to be ejected from the photodiode.
- FIG. 1 is a schematic illustration of a conventional exemplary 3T pixel cell
- FIG. 2 is a substrate cross-sectional view of the beginning stage of fabrication of a pixel cell in accordance with the present invention
- FIG. 3 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown in FIG. 2 ;
- FIG. 4 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown in FIG. 3 ;
- FIG. 5 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown in FIG. 4 ;
- FIG. 6 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown in FIG. 5 ;
- FIG. 7 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown in FIG. 6 ;
- FIG. 8 illustrates a schematic diagram of the barrier potential of the pixel cell of FIG. 7 ;
- FIG. 9 is a schematic diagram of the pixel structure depicted in FIG. 7 ;
- FIG. 10 illustrates a block diagram of a computer processor system incorporating an imager device having an array of pixels fabricated according to the present invention.
- substrate is to be understood as a semiconductor-based material including silicon, silicon-on insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “substrate” in the following description, previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium arsenide.
- pixel refers to a picture element unit cell containing a photosensor and transistors for converting light radiation to an electrical signal.
- a representative pixel is illustrated in the figures and description herein and, typically, fabrication of all pixels in an imager will proceed simultaneously in a similar fashion.
- the invention is described below showing one exemplary cross-sectional arrangement of the pixel cell as fabricated in a substrate, it should be apparent that many other arrangements are also possible.
- FIGS. 2-7 illustrate an exemplary embodiment of a method of forming a two-transistor CMOS pixel 100 ( FIG. 7 ) having a buried reset region 199 formed in contact with and adjacent a charge collection region 126 of a photodiode 188 , which also has a region 124 over region 126 which is of complementary conductivity type to region 126 .
- the reset region 199 acts as an extension of charge collection region 126 of photodiode 18 and also functions to reset the extended charge collection region. As explained in detail below, the reset region 199 ( FIG.
- the buried reset channel 199 contacts with the charge collection region 126 of the first conductivity type, for example n-type, and is provided with a contact region 177 ( FIG. 7 ) of the first conductivity type, for example n-type.
- the contact region 177 is further connected by a conductor 137 to a gate of a source follower transistor 136 , the output of which (drain 140 ) is connected to a row select transistor 138 .
- the contact region 177 is also connected to one side of a charge capacitor 171 , the other side of which receives a signal Vpd from reset signal source 176 .
- a region 166 of the second conductivity type for example p-type, is also fabricated within the buried reset channel 199 and is electrically coupled to the photodiode 188 region 124 through a conductivity segment 157 .
- the conductive segment 157 may be formed as a continuation of doped regions 124 and 166 into or out of the plane of the FIG. 7 cross-section illustration such that they merge.
- the doping concentration of the buried reset channel 199 is higher than the doping concentration of the charge collection region 126 , causing electrons produced at region 126 to flow through the buried reset channel 199 to the contact region 177 and the regions 126 and channel 199 to collectively act as a charge collection region of photodiode 188 .
- the manner in which the FIG. 7 structure is fabricated will be described below.
- FIG. 2 illustrates a cross-sectional view of substrate 110 on and within which the formation of elements of the pixel 100 will be described.
- the substrate 110 is a silicon substrate.
- the invention has equal application to other semiconductor substrates.
- FIG. 2 illustrates two isolation regions 150 which surround and isolate fabricated pixels.
- Multi-layered gate stacks 136 a and 138 a of source follower and row select transistors 136 and 138 , respectively, are formed over the silicon substrate 110 within the area defined by the isolation regions 150 .
- the source follower and row select gate stacks 136 a , 138 a comprise a first gate oxide layer 131 of grown or deposited silicon oxide on the silicon substrate 110 , a conductive layer 132 of doped polysilicon or other suitable conductor material, and a second insulating layer 133 , which may be formed of, for example, silicon oxide (silicon dioxide), nitride (silicon nitride), oxynitride (silicon oxynitride), ON (oxide-nitride), NO (nitride-oxide), or ONO (oxide-nitride-oxide).
- the first and second insulating layers 131 , 133 and the conductive layer 132 may be formed by conventional deposition methods, for example, chemical vapor deposition (CVD) or plasma enhanced chemical vapor deposition (PECVD), among many others.
- a silicide layer (not shown) may be also formed in the multi-layered gate stacks 136 a , 138 a between the conductive layer 132 and the second insulating layer 133 .
- the gate structures of all other transistors in the imager circuit design may have this additionally formed silicide layer.
- This silicide layer may be titanium silicide, tungsten silicide, cobalt silicide, molybdenum silicide, or tantalum silicide.
- the silicide layer could also be a barrier layer/refractory metal such as TiN/W or WN x /W or it could be entirely formed of WN x .
- the sidewall spacers 134 may be formed, for example, of silicon dioxide, silicon nitride, silicon oxynitride, ON, NO, ONO or TEOS, among others.
- the isolation regions 150 which are formed within the substrate 110 are filled with a dielectric material, which may be an oxide material, for example a silicon oxide such as SiO or SiO 2 , oxynitride, a nitride material such as silicon nitride, silicon carbide, a high temperature polymer, or other suitable dielectric materials.
- the isolation regions 150 are shallow trench isolation regions and the dielectric material is a high density plasma (HDP) oxide, a material which has a high ability to effectively fill narrow trenches.
- HDP high density plasma
- the shallow trench isolation regions 150 have a depth of about 1,000 to about 4,000 Angstroms, more preferably of about 2,000 Angstroms.
- FIGS. 2-7 illustrate only a portion of the substrate 110 with only two shallow trench isolation regions 150 , it must be understood that the present invention contemplates the simultaneous formation of more than two shallow trench isolation structures at various locations on the substrate 110 to isolate the pixels one from another and to isolate other structures as well.
- a thin insulating layer may be formed on the sidewalls and bottom of the shallow trench before the filling of the trench with the dielectric material which, as noted above, is preferably a high density plasma (HDP) oxide.
- the thin insulating layer may be formed of an oxide or of silicon nitride, for example, to aid in smoothing out the corners in the bottom of the trench and to reduce the amount of stress in the dielectric material used to later fill in the trenches.
- a p-n-p pliotodiode 188 is formed by regions 124 , 126 and 120 within the substrate 110 .
- the doping concentration of each of the regions 124 , 126 and 120 of the p-n-p photodiode 188 is selected to set a low pinning potential of the p-n-p photodiode 188 , that is a pinning potential of less than about 0.5 V, more preferably about 0.3 to less than about 0.5 V.
- a low pinning potential is desirable since the lower the pinning potential, the lower the electric fields and the lower the dark current in the pixel.
- the p-type doped layer 120 is a lightly doped layer formed in an area of the substrate 110 beneath the active area of the pixel 100 formed by conducting a light dopant implantation with a dopant of a first conductivity type, which for exemplary purposes is p-type.
- the p-type doped layer 120 may be formed subsequent to the formation of the shallow trench isolation (STI) 150 and of the two transistor gate stacks 136 a , 138 a .
- STI shallow trench isolation
- the p-type doped layer 120 may be also formed prior to the formation of the shallow trench isolation (STI) 150 and/or gate stacks 136 a , 138 a .
- layer 120 may be a p-type epitaxial layer formed at the upper portion of substrate 110 .
- the n-type region 126 ( FIG. 3 ) is formed by implanting dopants of a second conductivity type, which for exemplary purposes is n-type, in an area of the substrate 110 located between the shallow trench isolation (STI) 150 and the transistor gate stacks 136 a , 138 a .
- the implanted n-doped region 126 is defined by a mask and forms a photosensitive charge storage region for collecting and storing photogenerated electrons.
- N-type dopants such as arsenic, antimony, or phosphorous may be employed.
- the p-type pinned surface layer 124 is also formed by conducting a masked dopant implantation with a dopant of the first conductivity type, which for exemplary purposes is p-type, so that p-type ions are implanted into the area of the substrate over the implanted n-type region 126 and between the source follower transistor 136 and shallow trench isolation region 150 .
- P-type dopants such as boron, beryllium, indium and magnesium may be employed for the formation of the p-type pinned surface layer 124 .
- a first photoresist layer 167 ( FIG. 4 ) is formed over the p-n-p photodiode 188 to a thickness of about 1,000 Angstroms to about 10,000 Angstroms.
- the first photoresist layer 167 ( FIG. 6 ) is patterned to form a first opening 168 ( FIG. 6 ) which, on the left side of FIG. 4 , is approximately coincident with the edge of the pinned photodiode 188 (the right most edge of the pinned photodiode 188 in FIG. 6 ) and, from the right side of FIG. 4 extends over the source follower transistor gate 136 .
- n-type implanted region 199 is the reset region 199 of the pixel 100 of FIG. 7 .
- the deep dopant implantation 169 ( FIG. 4 ) is conducted to implant n-type ions, such as arsenic, phosphorus or antimony, into an area of the substrate 110 located adjacent the buried photodiode 188 and a subsequently formed source/drain region 142 ( FIG. 7 ) of the source follower transistor 136 .
- the dopant implantation 169 may be conducted by placing the substrate 110 in an ion implanter and implanting appropriate n-type dopant ions through the first opening 168 ( FIG. 6 ) into the substrate 110 .
- the dopant concentration in the buried reset channel region 199 is selected so that its pinning potential is higher than the pinning potential of the buried photodiode 188 , to allow free electron flow to and through the buried reset channel region 199 and enable the buried reset channel region 199 to also function as an “anti-blooming” channel during the pixel signal integration period.
- the first photoresist layer 167 is then removed by conventional techniques.
- a second photoresist layer 176 ( FIG. 5 ) is formed over the p-n-p photodiode 188 and the transistor gate stacks 136 , 138 to a thickness of about 1,000 Angstroms to about 10,000 Angstroms.
- the second photoresist layer 176 ( FIG. 5 ) is patterned with a mask (not shown) to obtain a second opening 178 ( FIG. 5 ), which is located above at least a portion of the implanted reset channel region 199 and has a width W 2 ( FIG. 5 ) which is smaller than width W 1 ( FIG. 4 ) of the first opening 168 .
- FIG. 5 The structure of FIG. 5 is subjected to a second masked dopant implantation 179 ( FIG. 7 ) with a dopant of the first conductivity type, which for exemplary purposes is p-type.
- a dopant of the first conductivity type which for exemplary purposes is p-type.
- p-type ions are implanted through the second opening 178 ( FIG. 7 ) to form a p-type implanted region 166 located within the buried reset channel region 199 , as illustrated in FIG. 6 .
- the second dopant implantation 179 is conducted to implant p-type ions, such as boron, beryllium, indium or magnesium, into an area of the substrate 110 located within the buried reset channel region 199 .
- the dopant implantation 179 may be conducted by placing the substrate 110 in an ion implanter and implanting appropriate p-type dopant ions through the second opening 178 ( FIG. 7 ) into the substrate 110 .
- the implanted region 166 together with the reset channel region form a diode which can be fabricated to impart particular charge flow properties within the reset channel region 199 .
- FIG. 6 structure is then covered with another resist layer and an opening is patterned therein to provide a location for a contact region 177 ( FIG. 7 ) within the buried reset channel 199 .
- Contact region 177 is formed by conducting a dopant implantation with n-type ions, such as arsenic, phosphorus or antimony. The dopant concentration in the contact region 177 is higher than the dopant concentration in the buried reset channel region 199 .
- FIG. 7 illustrates a charge capacitor 171 electrically connected to a voltage source Vpd 176 (normally high at about 3.3 V) and to the reset region 199 through the contact region 177 of the first conductivity type.
- the charge capacitor 171 has a high charge-per-unit area capacitance, of about 5 to about 10 fF/ ⁇ m 2 .
- the charge capacitor 171 may be formed over a portion of the pixel area defined by the STI regions 150 which surround the pixel, or elsewhere in the integrated circuit, as desired.
- FIG. 7 also illustrates the remaining devices of the pixel 100 , including respective source/drain regions 140 , 141 , 142 of the source follower and row select transistors 136 , 138 formed on either sides of their respective gate stacks and within a p-type heavily doped well 121 by well-known implantation methods. Regions 121 , 140 , 141 and 142 may be formed at an earlier stage of fabrication, if desired. Conventional processing steps may be also employed to form contacts and wiring 137 to connect the gate of source follower transistor to contact region 177 , and to connect capacitor 171 to contact region 177 .
- the entire substrate surface may be covered with a passivation layer of, e.g., silicon dioxide, BSG, PSG, or BPSG, which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the contact region 177 , gate 136 a of the source follower transistor (via conductor 131 ) and to voltage source Vdd.
- a passivation layer of, e.g., silicon dioxide, BSG, PSG, or BPSG, which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the contact region 177 , gate 136 a of the source follower transistor (via conductor 131 ) and to voltage source Vdd.
- Conventional multiple layers of conductors and insulators to other circuit structures may also be used to interconnect the internal structures of the pixel cell and to connect the pixel cell structures to other circuitry associated with a pixel array.
- FIG. 9 The electrical equivalent circuit for the two transistor pixel constructed in accordance with the invention is shown in FIG. 9 .
- Vpd from a reset signal source 176 is normally high, for example 3.3 V
- electrons from charge collection region 126 easily flow to the n-doped buried reset channel 199 which acts as an extension of charge collection region 126 to contact 177 , where the electrons are stored on capacitor 171 .
- the voltage associated with the charge stored on capacitor 171 is applied to the gate 136 a of the source follower transistor 136 where it is amplified and read out as output Vout through row select transistor 138 when the gate 138 a of the row select transistor 138 is enabled.
- the pixel is also reset before and after signal integration.
- the normally high voltage Vpd coupled to capacitor 171 from reset signal source 176 is pulsed low, e.g., to zero volts.
- This causes the charge within reset region 199 to effectively move upwardly in the direction of arrow A such that charges within channel 199 spill over barrier 147 into n+ region 142 which is connected to Vdd.
- Vpd is then returned to a high value, for example 3.3 V, allowing charge integration to occur.
- This integrated charge is then read out in the manner described above.
- the barrier potential 147 is set to allow an anti-blooming operation to occur when charges collected on capacitor 171 in region 199 exceed the barrier potential 145 . This excess charge spills over to n+ region 142 .
- the Vdd line can also be pulsed low, if desired, to fill the charge collection region 126 with electrons, after which Vdd returns high and Vpd is pulsed low. This causes the electrons in charge collection region 126 to be flushed to Vdd which helps suppress any potential lag in the pixel.
- light converted to electrons by photodiode 188 provides a voltage at node A to the gate of source follower transistor 136 which is read out as a pixel signal Vsig by row select transistor 138 which is turned on after a light integration period.
- Node A is reset by the negative, e.g., 0 volt, Vpd pulse applied by reset signal source 176 to one terminal of capacitor 171 which has its other terminal coupled to node A.
- the reset voltage at node A is read out as a pixel reset signal Vrst by row select transistor 138 which is turned on after node A is reset.
- the pixel structure herein may be employed in an imager device 642 having an array of pixels and associated pixel processing circuitry, at least one of the pixels being a 2T pixel constructed according to the invention.
- the imager device 642 itself may be coupled to a processor system as illustrated in FIG. 10 .
- Processor system 600 is exemplary of a system having digital circuits which could receive the output of CMOS image device 642 . Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention.
- a processor based system such as a computer system, for example generally comprises, in addition to a CMOS imager 642 input device, a central processing unit (CPU) 644 , for example, a microprocessor, that communicates with one or more input/output (I/O) devices 646 over a bus 652 .
- the CMOS image sensor 642 also communicates with the processor system over bus 652 or over other conventional communication path.
- the computer system 600 also includes random access memory (RAM) 648 , and, in the case of a computer system may include peripheral devices such as a floppy disk drive 654 , and a compact disk (CD) ROM drive 656 or a flash memory card 657 which also communicate with CPU 644 over the bus 652 . It may also be desirable to integrate the processor 654 , CMOS image device 642 and memory 648 on a single IC chip.
- n-type buried reset channel region such as the n-type buried reset channel region 199
- n-type buried reset channel region 199 adjacent a buried p-n-p photodiode
- the invention is not limited to this embodiment.
- the invention has equal applicability to p-type buried reset channels adjacent buried n-p-n photodiodes and as part of a 2T pixel sensor cell.
- the dopant and conductivity type of all structures will change accordingly.
Abstract
A two-transistor pixel of an imager has a reset region formed adjacent a charge collection region of a photodiode and in electrical communication with a gate of a source follower transistor. The reset region is connected to one terminal of a capacitor which integrates collected charge of the photodiode. The charge collection region is reset by pulsing the other terminal of the capacitor from a higher to a lower voltage.
Description
- The present invention relates to a method and apparatus for resetting a charge collection node of a CMOS imager pixel.
- CMOS imagers have been increasingly used as low cost imaging devices. A CMOS imager circuit includes a focal plane array of pixel cells, each one of the cells typically including a photodiode for integrating photo-generated charge in the underlying portion of a substrate, a source follower transistor which receives a voltage from the photodiode and provides an output signal, and a reset transistor for resetting the photodiode to a predetermined voltage before a charge integration period. In some implementations a transfer transistor may be used to transfer charge from the photodiode to a diffusion node connected to the source follower transistor.
-
FIG. 1 illustrates a known three-transistor (3T)pixel cell 20. As shown inFIG. 1 , thephotocollection region 30 of a photodiode is electrically connected to the gate of asource follower transistor 36, the output of which is selectively applied tocolumn output line 41 byrow select transistor 38.Reset transistor 32 selectively resets thephotocollection region 30 to a predetermined voltage by coupling a voltage Vdd to thephotocollection region 30 during a reset period which precedes or follows a charge integration period. A four-transistor (4T) design provides a transfer transistor to switch charge from thephotocollection region 30 to the gate ofsource follower transistor 36. - While the 3T and 4T pixel cell structures work well, there is an ever increasing desire to minimize the number of transistors used in a pixel to reduce pixel size and increase pixel density in an array. There is also a further desire to simplify overall pixel design and fabrication complexity.
- The present invention provides a simplified two-transistor (2T) pixel for a CMOS active pixel imager which omits a conventional reset transistor in favor of a buried reset channel region for resetting a charge collection region of a photodiode. The reset region is provided between a voltage source and a photodiode. Reset is accomplished by applying a pulse voltage to one side of a capacitor, the other side of which is coupled to the reset region which forces charge to be ejected from the photodiode.
- These and other advantages and features of the present invention will be apparent from the following detailed description and accompanying drawings which illustrate preferred embodiments of the invention.
-
FIG. 1 is a schematic illustration of a conventional exemplary 3T pixel cell; -
FIG. 2 is a substrate cross-sectional view of the beginning stage of fabrication of a pixel cell in accordance with the present invention; -
FIG. 3 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown inFIG. 2 ; -
FIG. 4 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown inFIG. 3 ; -
FIG. 5 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown inFIG. 4 ; -
FIG. 6 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown inFIG. 5 ; -
FIG. 7 is a substrate schematic cross-sectional view of the pixel cell at a stage of processing subsequent to that shown inFIG. 6 ; -
FIG. 8 illustrates a schematic diagram of the barrier potential of the pixel cell ofFIG. 7 ; -
FIG. 9 is a schematic diagram of the pixel structure depicted inFIG. 7 ; and -
FIG. 10 illustrates a block diagram of a computer processor system incorporating an imager device having an array of pixels fabricated according to the present invention. - In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.
- The term “substrate” is to be understood as a semiconductor-based material including silicon, silicon-on insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “substrate” in the following description, previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium arsenide.
- The term “pixel” refers to a picture element unit cell containing a photosensor and transistors for converting light radiation to an electrical signal. For purposes of illustration, a representative pixel is illustrated in the figures and description herein and, typically, fabrication of all pixels in an imager will proceed simultaneously in a similar fashion. Also, although the invention is described below showing one exemplary cross-sectional arrangement of the pixel cell as fabricated in a substrate, it should be apparent that many other arrangements are also possible.
- Referring now to the drawings, where like elements are designated by like reference numerals,
FIGS. 2-7 illustrate an exemplary embodiment of a method of forming a two-transistor CMOS pixel 100 (FIG. 7 ) having a buriedreset region 199 formed in contact with and adjacent acharge collection region 126 of aphotodiode 188, which also has aregion 124 overregion 126 which is of complementary conductivity type toregion 126. Thereset region 199 acts as an extension ofcharge collection region 126 of photodiode 18 and also functions to reset the extended charge collection region. As explained in detail below, the reset region 199 (FIG. 7 ) is formed by implanting dopants of a first conductivity, for example n-type, and at a first dopant concentration in asubstrate 110, which has a region or well 120 of a second conductivity type, for example p-type. The buried reset channel 199 (FIG. 7 ) contacts with thecharge collection region 126 of the first conductivity type, for example n-type, and is provided with a contact region 177 (FIG. 7 ) of the first conductivity type, for example n-type. Thecontact region 177 is further connected by aconductor 137 to a gate of asource follower transistor 136, the output of which (drain 140) is connected to a rowselect transistor 138. - The
contact region 177 is also connected to one side of acharge capacitor 171, the other side of which receives a signal Vpd fromreset signal source 176. Aregion 166 of the second conductivity type, for example p-type, is also fabricated within the buriedreset channel 199 and is electrically coupled to thephotodiode 188region 124 through aconductivity segment 157. Theconductive segment 157 may be formed as a continuation ofdoped regions FIG. 7 cross-section illustration such that they merge. The doping concentration of the buriedreset channel 199 is higher than the doping concentration of thecharge collection region 126, causing electrons produced atregion 126 to flow through the buriedreset channel 199 to thecontact region 177 and theregions 126 andchannel 199 to collectively act as a charge collection region ofphotodiode 188. The manner in which theFIG. 7 structure is fabricated will be described below. - One exemplary method of fabricating the
FIG. 7 structure will now be described with reference toFIGS. 2-7 .FIG. 2 illustrates a cross-sectional view ofsubstrate 110 on and within which the formation of elements of thepixel 100 will be described. For exemplary purposes, thesubstrate 110 is a silicon substrate. However, as noted above, the invention has equal application to other semiconductor substrates. -
FIG. 2 illustrates twoisolation regions 150 which surround and isolate fabricated pixels. Multi-layered gate stacks 136 a and 138 a of source follower and rowselect transistors silicon substrate 110 within the area defined by theisolation regions 150. The source follower and row select gate stacks 136 a, 138 a comprise a firstgate oxide layer 131 of grown or deposited silicon oxide on thesilicon substrate 110, aconductive layer 132 of doped polysilicon or other suitable conductor material, and a secondinsulating layer 133, which may be formed of, for example, silicon oxide (silicon dioxide), nitride (silicon nitride), oxynitride (silicon oxynitride), ON (oxide-nitride), NO (nitride-oxide), or ONO (oxide-nitride-oxide). The first and secondinsulating layers conductive layer 132 may be formed by conventional deposition methods, for example, chemical vapor deposition (CVD) or plasma enhanced chemical vapor deposition (PECVD), among many others. - If desired, a silicide layer (not shown) may be also formed in the multi-layered gate stacks 136 a, 138 a between the
conductive layer 132 and the secondinsulating layer 133. Advantageously, the gate structures of all other transistors in the imager circuit design may have this additionally formed silicide layer. This silicide layer may be titanium silicide, tungsten silicide, cobalt silicide, molybdenum silicide, or tantalum silicide. The silicide layer could also be a barrier layer/refractory metal such as TiN/W or WNx/W or it could be entirely formed of WNx.FIG. 4 also illustrates insulatingsidewall spacers 134 formed on the sides of thesource follower gate 136 a and of the rowselect gate 138 a. Thesidewall spacers 134 may be formed, for example, of silicon dioxide, silicon nitride, silicon oxynitride, ON, NO, ONO or TEOS, among others. - The
isolation regions 150 which are formed within thesubstrate 110 are filled with a dielectric material, which may be an oxide material, for example a silicon oxide such as SiO or SiO2, oxynitride, a nitride material such as silicon nitride, silicon carbide, a high temperature polymer, or other suitable dielectric materials. In a preferred embodiment, however, theisolation regions 150 are shallow trench isolation regions and the dielectric material is a high density plasma (HDP) oxide, a material which has a high ability to effectively fill narrow trenches. Thus, for simplicity, reference to theisolation regions 150 will be made in this application as to the shallowtrench isolation regions 150. The shallowtrench isolation regions 150 have a depth of about 1,000 to about 4,000 Angstroms, more preferably of about 2,000 Angstroms. - Although
FIGS. 2-7 illustrate only a portion of thesubstrate 110 with only two shallowtrench isolation regions 150, it must be understood that the present invention contemplates the simultaneous formation of more than two shallow trench isolation structures at various locations on thesubstrate 110 to isolate the pixels one from another and to isolate other structures as well. - In addition, if desired, a thin insulating layer (not shown) may be formed on the sidewalls and bottom of the shallow trench before the filling of the trench with the dielectric material which, as noted above, is preferably a high density plasma (HDP) oxide. The thin insulating layer may be formed of an oxide or of silicon nitride, for example, to aid in smoothing out the corners in the bottom of the trench and to reduce the amount of stress in the dielectric material used to later fill in the trenches.
- Referring now to
FIG. 3 , ap-n-p pliotodiode 188 is formed byregions substrate 110. The doping concentration of each of theregions p-n-p photodiode 188 is selected to set a low pinning potential of thep-n-p photodiode 188, that is a pinning potential of less than about 0.5 V, more preferably about 0.3 to less than about 0.5 V. As known in the art, a low pinning potential is desirable since the lower the pinning potential, the lower the electric fields and the lower the dark current in the pixel. - The p-type doped
layer 120 is a lightly doped layer formed in an area of thesubstrate 110 beneath the active area of thepixel 100 formed by conducting a light dopant implantation with a dopant of a first conductivity type, which for exemplary purposes is p-type. The p-type dopedlayer 120 may be formed subsequent to the formation of the shallow trench isolation (STI) 150 and of the two transistor gate stacks 136 a, 138 a. However, it must be understood that the p-type dopedlayer 120 may be also formed prior to the formation of the shallow trench isolation (STI) 150 and/orgate stacks layer 120 may be a p-type epitaxial layer formed at the upper portion ofsubstrate 110. - The n-type region 126 (
FIG. 3 ) is formed by implanting dopants of a second conductivity type, which for exemplary purposes is n-type, in an area of thesubstrate 110 located between the shallow trench isolation (STI) 150 and the transistor gate stacks 136 a, 138 a. The implanted n-dopedregion 126 is defined by a mask and forms a photosensitive charge storage region for collecting and storing photogenerated electrons. N-type dopants such as arsenic, antimony, or phosphorous may be employed. - The p-type pinned
surface layer 124 is also formed by conducting a masked dopant implantation with a dopant of the first conductivity type, which for exemplary purposes is p-type, so that p-type ions are implanted into the area of the substrate over the implanted n-type region 126 and between thesource follower transistor 136 and shallowtrench isolation region 150. P-type dopants such as boron, beryllium, indium and magnesium may be employed for the formation of the p-type pinnedsurface layer 124. - Subsequent to the formation of the
p-n-p photodiode 188 and of the source follower and rowselect transistor gates FIG. 4 ) is formed over thep-n-p photodiode 188 to a thickness of about 1,000 Angstroms to about 10,000 Angstroms. The first photoresist layer 167 (FIG. 6 ) is patterned to form a first opening 168 (FIG. 6 ) which, on the left side ofFIG. 4 , is approximately coincident with the edge of the pinned photodiode 188 (the right most edge of the pinnedphotodiode 188 inFIG. 6 ) and, from the right side ofFIG. 4 extends over the sourcefollower transistor gate 136. - Next, the structure of
FIG. 4 is subjected to afirst dopant implantation 169 with a dopant of the second conductivity type, which for exemplary purposes is n-type. This way, n-type ions are implanted through thefirst opening 168 to form an n-type implantedreset region 199 located within the p-type dopedlayer 120 of thesubstrate 110 and in contact with and adjacent the n-type dopedregion 126 of the buriedphotodiode 188, as illustrated inFIG. 5 . As described in more detail below, the n-type implantedregion 199 is thereset region 199 of thepixel 100 ofFIG. 7 . - The deep dopant implantation 169 (
FIG. 4 ) is conducted to implant n-type ions, such as arsenic, phosphorus or antimony, into an area of thesubstrate 110 located adjacent the buriedphotodiode 188 and a subsequently formed source/drain region 142 (FIG. 7 ) of thesource follower transistor 136. Thedopant implantation 169 may be conducted by placing thesubstrate 110 in an ion implanter and implanting appropriate n-type dopant ions through the first opening 168 (FIG. 6 ) into thesubstrate 110. The dopant concentration in the buriedreset channel region 199 is selected so that its pinning potential is higher than the pinning potential of the buriedphotodiode 188, to allow free electron flow to and through the buriedreset channel region 199 and enable the buriedreset channel region 199 to also function as an “anti-blooming” channel during the pixel signal integration period. Thefirst photoresist layer 167 is then removed by conventional techniques. - Subsequent to the formation of the n-type buried
reset channel region 199, a second photoresist layer 176 (FIG. 5 ) is formed over thep-n-p photodiode 188 and the transistor gate stacks 136, 138 to a thickness of about 1,000 Angstroms to about 10,000 Angstroms. The second photoresist layer 176 (FIG. 5 ) is patterned with a mask (not shown) to obtain a second opening 178 (FIG. 5 ), which is located above at least a portion of the implantedreset channel region 199 and has a width W2 (FIG. 5 ) which is smaller than width W1 (FIG. 4 ) of thefirst opening 168. - The structure of
FIG. 5 is subjected to a second masked dopant implantation 179 (FIG. 7 ) with a dopant of the first conductivity type, which for exemplary purposes is p-type. This way, p-type ions are implanted through the second opening 178 (FIG. 7 ) to form a p-type implantedregion 166 located within the buriedreset channel region 199, as illustrated inFIG. 6 . Thesecond dopant implantation 179 is conducted to implant p-type ions, such as boron, beryllium, indium or magnesium, into an area of thesubstrate 110 located within the buriedreset channel region 199. Thedopant implantation 179 may be conducted by placing thesubstrate 110 in an ion implanter and implanting appropriate p-type dopant ions through the second opening 178 (FIG. 7 ) into thesubstrate 110. The implantedregion 166 together with the reset channel region form a diode which can be fabricated to impart particular charge flow properties within thereset channel region 199. - The
FIG. 6 structure is then covered with another resist layer and an opening is patterned therein to provide a location for a contact region 177 (FIG. 7 ) within the buriedreset channel 199.Contact region 177 is formed by conducting a dopant implantation with n-type ions, such as arsenic, phosphorus or antimony. The dopant concentration in thecontact region 177 is higher than the dopant concentration in the buriedreset channel region 199. -
FIG. 7 illustrates acharge capacitor 171 electrically connected to a voltage source Vpd 176 (normally high at about 3.3 V) and to thereset region 199 through thecontact region 177 of the first conductivity type. Preferably, thecharge capacitor 171 has a high charge-per-unit area capacitance, of about 5 to about 10 fF/μm2. Thecharge capacitor 171 may be formed over a portion of the pixel area defined by theSTI regions 150 which surround the pixel, or elsewhere in the integrated circuit, as desired. -
FIG. 7 also illustrates the remaining devices of thepixel 100, including respective source/drain regions select transistors Regions wiring 137 to connect the gate of source follower transistor to contactregion 177, and to connectcapacitor 171 to contactregion 177. For example, the entire substrate surface may be covered with a passivation layer of, e.g., silicon dioxide, BSG, PSG, or BPSG, which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to thecontact region 177,gate 136 a of the source follower transistor (via conductor 131) and to voltage source Vdd. Conventional multiple layers of conductors and insulators to other circuit structures may also be used to interconnect the internal structures of the pixel cell and to connect the pixel cell structures to other circuitry associated with a pixel array. - The electrical equivalent circuit for the two transistor pixel constructed in accordance with the invention is shown in
FIG. 9 . - Referring to
FIGS. 7 and 8 , when light radiation in the form of photons strikes the n-dopedcharge collection region 126 of thephotodiode 188, photo-energy is converted to electron-hole pairs. For the case of an n-doped photosite in a p-n-p photodiode, it is the electrons that are accumulated in the n-dopedregion 126. Because of the difference in doping concentration betweenregions reset region 199 where they collect. During read out of a pixelsignal contact region 177 provides a voltage representing accumulated charge to the gate of the source follower transistor. - Thus, when Vpd from a
reset signal source 176 is normally high, for example 3.3 V, electrons fromcharge collection region 126 easily flow to the n-doped buriedreset channel 199 which acts as an extension ofcharge collection region 126 to contact 177, where the electrons are stored oncapacitor 171. The voltage associated with the charge stored oncapacitor 171 is applied to thegate 136 a of thesource follower transistor 136 where it is amplified and read out as output Vout through rowselect transistor 138 when thegate 138 a of the rowselect transistor 138 is enabled. - The pixel is also reset before and after signal integration. Referring to
FIGS. 7 and 8 during reset, the normally high voltage Vpd coupled tocapacitor 171 fromreset signal source 176 is pulsed low, e.g., to zero volts. This causes the charge withinreset region 199 to effectively move upwardly in the direction of arrow A such that charges withinchannel 199 spill overbarrier 147 inton+ region 142 which is connected to Vdd. Thus, charges are ejected from thephotodiode region 126 and thereset region 199 and inton+ region 142 connected to Vdd. Vpd is then returned to a high value, for example 3.3 V, allowing charge integration to occur. This integrated charge is then read out in the manner described above. Thebarrier potential 147 is set to allow an anti-blooming operation to occur when charges collected oncapacitor 171 inregion 199 exceed the barrier potential 145. This excess charge spills over ton+ region 142. - During reset, the Vdd line can also be pulsed low, if desired, to fill the
charge collection region 126 with electrons, after which Vdd returns high and Vpd is pulsed low. This causes the electrons incharge collection region 126 to be flushed to Vdd which helps suppress any potential lag in the pixel. - Referring to
FIG. 9 , light converted to electrons byphotodiode 188 provides a voltage at node A to the gate ofsource follower transistor 136 which is read out as a pixel signal Vsig by rowselect transistor 138 which is turned on after a light integration period. Node A is reset by the negative, e.g., 0 volt, Vpd pulse applied byreset signal source 176 to one terminal ofcapacitor 171 which has its other terminal coupled to node A. The reset voltage at node A is read out as a pixel reset signal Vrst by rowselect transistor 138 which is turned on after node A is reset. - The pixel structure herein may be employed in an
imager device 642 having an array of pixels and associated pixel processing circuitry, at least one of the pixels being a 2T pixel constructed according to the invention. Theimager device 642 itself may be coupled to a processor system as illustrated inFIG. 10 .Processor system 600 is exemplary of a system having digital circuits which could receive the output ofCMOS image device 642. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention. - A processor based system, such as a computer system, for example generally comprises, in addition to a
CMOS imager 642 input device, a central processing unit (CPU) 644, for example, a microprocessor, that communicates with one or more input/output (I/O)devices 646 over abus 652. TheCMOS image sensor 642 also communicates with the processor system overbus 652 or over other conventional communication path. Thecomputer system 600 also includes random access memory (RAM) 648, and, in the case of a computer system may include peripheral devices such as afloppy disk drive 654, and a compact disk (CD)ROM drive 656 or a flash memory card 657 which also communicate withCPU 644 over thebus 652. It may also be desirable to integrate theprocessor 654,CMOS image device 642 andmemory 648 on a single IC chip. - Although the above embodiments have been described with reference to the formation of an n-type buried reset channel region, such as the n-type buried
reset channel region 199, adjacent a buried p-n-p photodiode, it must be understood that the invention is not limited to this embodiment. The invention has equal applicability to p-type buried reset channels adjacent buried n-p-n photodiodes and as part of a 2T pixel sensor cell. Of course, the dopant and conductivity type of all structures will change accordingly. - The above description and drawings are only to be considered illustrative of exemplary embodiments, which achieve the features and advantages of the invention. Modification and substitutions to specific process conditions and structures can be made without departing from the spirit and scope of the invention. Accordingly, the invention is not to be considered as being limited by the foregoing description and drawings, but is only limited by the scope of the appended claims.
Claims (8)
1-30. (canceled)
31. A method of resetting an imager pixel, said pixel comprising:
a charge collection region; and
a reset region in contact with said charge collection region said method comprising:
pulsing a voltage to said reset region through a capacitor.
32. The method of claim 31 further comprising providing a first voltage level to one side of said capacitor during a charge integration period, the other side of said capacitor being coupled to said reset region, and pulsing said voltage to said one side of said capacitor to a second voltage level lower than the first during a reset period.
33. An imager pixel comprising:
photo diode;
a capacitor having one terminal coupled to a charge collection of said photodiode;
a first transistor having a gate coupled to said charge collection region for providing a pixel output signal;
a second transistor for selectively coupling a pixel output signal from said first transistor to an output conductor; and
a voltage source for providing a first voltage signal to another terminal of said capacitor during a period when said photodiode photo converts an incident light signal and a second lower voltage level to said another terminal during a period when said photodiode is reset.
34. The pixel of claim 33 wherein said second voltage level is substantially zero volts.
35. A method of operating an imager pixel, said method comprising:
providing a photodiode below a surface of a substrate;
coupling a first terminal of a capacitor to a charge collection region of said photodiode;
coupling a gate of a first transistor to said charge collection region for providing a pixel output signal;
providing a second transistor for selectively coupling said pixel output signal from said first transistor to an output conductor; and
providing a first voltage signal to a second terminal of said capacitor during a period when said photodiode photo converts an incident light signal, and providing a second lower voltage level to said second terminal during a period when said photodiode is reset.
36. The method of claim 35 , wherein said second voltage level is substantially zero volts.
37. The method of claim 35 further comprising forming a reset region below said surface of said substrate and in contact with said charge collection region, said reset region forming with said charge collection region an extended charge collection region, said reset region being operable to apply a reset signal to said extended charge collection region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/157,788 US20050253177A1 (en) | 2002-08-29 | 2005-06-22 | Two-transistor pixel with buried reset channel and method of formation |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/230,079 US6744084B2 (en) | 2002-08-29 | 2002-08-29 | Two-transistor pixel with buried reset channel and method of formation |
US10/634,809 US6984537B2 (en) | 2002-08-29 | 2003-08-06 | Method of forming two-transistor pixel with buried reset channel |
US11/157,788 US20050253177A1 (en) | 2002-08-29 | 2005-06-22 | Two-transistor pixel with buried reset channel and method of formation |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/634,809 Division US6984537B2 (en) | 2002-08-29 | 2003-08-06 | Method of forming two-transistor pixel with buried reset channel |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050253177A1 true US20050253177A1 (en) | 2005-11-17 |
Family
ID=31976399
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/230,079 Expired - Lifetime US6744084B2 (en) | 2002-08-29 | 2002-08-29 | Two-transistor pixel with buried reset channel and method of formation |
US10/634,809 Expired - Lifetime US6984537B2 (en) | 2002-08-29 | 2003-08-06 | Method of forming two-transistor pixel with buried reset channel |
US10/827,379 Expired - Lifetime US7365409B2 (en) | 2002-08-29 | 2004-04-20 | Two-transistor pixel with buried reset channel and method of formation |
US11/157,788 Abandoned US20050253177A1 (en) | 2002-08-29 | 2005-06-22 | Two-transistor pixel with buried reset channel and method of formation |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/230,079 Expired - Lifetime US6744084B2 (en) | 2002-08-29 | 2002-08-29 | Two-transistor pixel with buried reset channel and method of formation |
US10/634,809 Expired - Lifetime US6984537B2 (en) | 2002-08-29 | 2003-08-06 | Method of forming two-transistor pixel with buried reset channel |
US10/827,379 Expired - Lifetime US7365409B2 (en) | 2002-08-29 | 2004-04-20 | Two-transistor pixel with buried reset channel and method of formation |
Country Status (1)
Country | Link |
---|---|
US (4) | US6744084B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090027529A1 (en) * | 2007-07-16 | 2009-01-29 | Jung Sang-Il | Image sensor with wide operating range |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6207646B1 (en) * | 1994-07-15 | 2001-03-27 | University Of Iowa Research Foundation | Immunostimulatory nucleic acid molecules |
FR2833408B1 (en) * | 2001-12-12 | 2004-03-12 | St Microelectronics Sa | METHOD FOR CONTROLLING THE ILLUMINATION OF A PHOTODIODE AND CORRESPONDING INTEGRATED CIRCUIT |
US6960796B2 (en) * | 2002-11-26 | 2005-11-01 | Micron Technology, Inc. | CMOS imager pixel designs with storage capacitor |
US7078745B2 (en) * | 2003-03-05 | 2006-07-18 | Micron Technology, Inc. | CMOS imager with enhanced transfer of charge and low voltage operation |
US6949445B2 (en) * | 2003-03-12 | 2005-09-27 | Micron Technology, Inc. | Method of forming angled implant for trench isolation |
US6897082B2 (en) * | 2003-06-16 | 2005-05-24 | Micron Technology, Inc. | Method of forming well for CMOS imager |
US7187018B2 (en) * | 2003-06-25 | 2007-03-06 | Micron Technology, Inc. | Reduced barrier photodiode/transfer gate device structure of high efficiency charge transfer and reduced lag and method of formation |
US7141841B2 (en) * | 2003-07-03 | 2006-11-28 | Micron Technology, Inc. | Image sensor having a transistor for allowing increased dynamic range |
US7012007B1 (en) * | 2003-09-09 | 2006-03-14 | Advanced Micro Device, Inc. | Strained silicon MOSFET having improved thermal conductivity and method for its fabrication |
KR100508864B1 (en) * | 2003-10-23 | 2005-08-17 | 동부아남반도체 주식회사 | Complementary metal oxide semiconductor image sensor and method for fabricating thereof |
US7154136B2 (en) * | 2004-02-20 | 2006-12-26 | Micron Technology, Inc. | Isolation structures for preventing photons and carriers from reaching active areas and methods of formation |
US7492027B2 (en) * | 2004-02-20 | 2009-02-17 | Micron Technology, Inc. | Reduced crosstalk sensor and method of formation |
JP4539176B2 (en) * | 2004-05-31 | 2010-09-08 | ソニー株式会社 | Solid-state imaging device and manufacturing method thereof |
US7247898B2 (en) * | 2004-06-15 | 2007-07-24 | Dialog Imaging Systems Gmbh | Self adjusting transfer gate APS |
US7432543B2 (en) * | 2004-12-03 | 2008-10-07 | Omnivision Technologies, Inc. | Image sensor pixel having photodiode with indium pinning layer |
JP4435057B2 (en) * | 2004-12-08 | 2010-03-17 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
US7217968B2 (en) * | 2004-12-15 | 2007-05-15 | International Business Machines Corporation | Recessed gate for an image sensor |
US20060183323A1 (en) * | 2005-02-14 | 2006-08-17 | Omnivision Technologies, Inc. | Salicide process using CMP for image sensor |
US7205627B2 (en) * | 2005-02-23 | 2007-04-17 | International Business Machines Corporation | Image sensor cells |
US7205591B2 (en) * | 2005-04-06 | 2007-04-17 | International Business Machines Corporation | Pixel sensor cell having reduced pinning layer barrier potential and method thereof |
US20060255372A1 (en) * | 2005-05-16 | 2006-11-16 | Micron Technology, Inc. | Color pixels with anti-blooming isolation and method of formation |
JP2006324527A (en) * | 2005-05-19 | 2006-11-30 | Elpida Memory Inc | Semiconductor device and its manufacturing method |
KR100718879B1 (en) * | 2005-06-28 | 2007-05-17 | (주)실리콘화일 | Unit pixel of image sensor having 2-transistor structure |
KR100660549B1 (en) * | 2005-07-13 | 2006-12-22 | 삼성전자주식회사 | Image sensor and method of manufacturing the same |
US20070023796A1 (en) * | 2005-07-27 | 2007-02-01 | International Business Machines Corporation | Pinning layer for pixel sensor cell and method thereof |
KR100731095B1 (en) * | 2005-12-28 | 2007-06-22 | 동부일렉트로닉스 주식회사 | Method for manufacturing a cmos image sensor |
US20070249138A1 (en) * | 2006-04-24 | 2007-10-25 | Micron Technology, Inc. | Buried dielectric slab structure for CMOS imager |
KR100790587B1 (en) | 2006-05-25 | 2008-01-02 | (주) 픽셀플러스 | Image sensor pixel having pinned photodiode with coupling capacitor and method for sensing a signal thereof |
KR100738516B1 (en) * | 2006-05-25 | 2007-07-11 | (주) 픽셀플러스 | Active pixel having pinned photodiode with coupling capacitor and method for sensing a signal thereof |
KR100757654B1 (en) * | 2006-05-26 | 2007-09-10 | 매그나칩 반도체 유한회사 | Cmos image sensor and method for manufacturing the same |
US20080117317A1 (en) * | 2006-11-17 | 2008-05-22 | Ray Alan Mentzer | Dim row suppression system and method for active pixel sensor arrays |
US7810343B2 (en) * | 2007-01-04 | 2010-10-12 | Whirlpool Corporation | Dispenser with a service interface for a consumer electronic device |
US7870753B2 (en) * | 2007-01-04 | 2011-01-18 | Whirlpool Corporation | Appliance door with a service interface |
US7528427B2 (en) | 2007-01-30 | 2009-05-05 | International Business Machines Corporation | Pixel sensor cell having asymmetric transfer gate with reduced pinning layer barrier potential |
US7642580B2 (en) * | 2007-06-20 | 2010-01-05 | Apitina Imaging Corporation | Imager pixel structure and circuit |
JP5347283B2 (en) * | 2008-03-05 | 2013-11-20 | ソニー株式会社 | Solid-state imaging device and manufacturing method thereof |
CN102044548B (en) * | 2009-10-20 | 2013-01-23 | 中芯国际集成电路制造(上海)有限公司 | CMOS (Complementary Metal-Oxide-Semiconductor Transistor) image sensor |
JP5511541B2 (en) * | 2010-06-24 | 2014-06-04 | キヤノン株式会社 | Solid-state imaging device and driving method of solid-state imaging device |
KR20140047494A (en) | 2012-10-12 | 2014-04-22 | 삼성전자주식회사 | Subpixel, image sensor having the same and image sensing system |
JP7249552B2 (en) * | 2017-11-30 | 2023-03-31 | パナソニックIpマネジメント株式会社 | Imaging device |
WO2019167551A1 (en) * | 2018-02-28 | 2019-09-06 | パナソニックIpマネジメント株式会社 | Imaging device |
US10937835B2 (en) * | 2018-11-21 | 2021-03-02 | BAE Systems Imaging Solutions Inc. | Low-noise integrated post-processed photodiode |
US11496703B2 (en) | 2019-07-25 | 2022-11-08 | Trustees Of Dartmouth College | High conversion gain and high fill-factor image sensors with pump-gate and vertical charge storage well for global-shutter and high-speed applications |
FR3128577A1 (en) * | 2021-10-27 | 2023-04-28 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | One pixel deep photosite |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5614744A (en) * | 1995-08-04 | 1997-03-25 | National Semiconductor Corporation | CMOS-based, low leakage active pixel array with anti-blooming isolation |
US5912483A (en) * | 1994-07-05 | 1999-06-15 | Sanyo Electric Company, Ltd. | Output circuit provided with source follower circuit having depletion type MOS transistor |
US6051447A (en) * | 1997-01-17 | 2000-04-18 | Eastman Kodak Company | Partially pinned photodiode for solid state image sensors |
US6146939A (en) * | 1998-09-18 | 2000-11-14 | Tritech Microelectronics, Ltd. | Metal-polycrystalline silicon-N-well multiple layered capacitor |
US6150683A (en) * | 1997-06-27 | 2000-11-21 | Foveon, Inc. | CMOS-based color pixel with reduced noise in the blue signal |
US6232626B1 (en) * | 1999-02-01 | 2001-05-15 | Micron Technology, Inc. | Trench photosensor for a CMOS imager |
US6339248B1 (en) * | 1999-11-15 | 2002-01-15 | Omnivision Technologies, Inc. | Optimized floating P+ region photodiode for a CMOS image sensor |
US6352869B1 (en) * | 1997-08-15 | 2002-03-05 | Eastman Kodak Company | Active pixel image sensor with shared amplifier read-out |
US6392263B1 (en) * | 2001-05-15 | 2002-05-21 | Texas Instruments Incorporated | Integrated structure for reduced leakage and improved fill-factor in CMOS pixel |
US6545302B2 (en) * | 2000-08-31 | 2003-04-08 | Hyundai Electronics Industries Co., Ltd. | Image sensor capable of decreasing leakage current between diodes and method for fabricating the same |
US6565846B2 (en) * | 1997-09-26 | 2003-05-20 | Kureha Chemical Industry Co., Ltd. | Microbial strains of pseudomonas, bacillus and enterobacter/in agricultural chemical compositions |
US6670990B1 (en) * | 1997-09-29 | 2003-12-30 | Canon Kabushiki Kaisha | Image sensing device using MOS-type image sensing element whose threshold voltage of charge transfer switch and reset switch is different from that of signal output transistor |
US6677676B1 (en) * | 1999-05-11 | 2004-01-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having steady substrate potential |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5382975A (en) * | 1991-08-30 | 1995-01-17 | Fuji Xerox Co., Ltd. | Image reading apparatus |
US5633679A (en) * | 1995-05-19 | 1997-05-27 | Xerox Corporation | Photosensitive chip having transfer circuits which compensate for shielded test photosensors |
JP3576715B2 (en) * | 1996-09-10 | 2004-10-13 | 本田技研工業株式会社 | Optical sensor circuit |
US6465846B1 (en) * | 2000-03-22 | 2002-10-15 | Seiko Instruments Inc. | Semiconductor integrated circuit device having trench-type photodiode |
-
2002
- 2002-08-29 US US10/230,079 patent/US6744084B2/en not_active Expired - Lifetime
-
2003
- 2003-08-06 US US10/634,809 patent/US6984537B2/en not_active Expired - Lifetime
-
2004
- 2004-04-20 US US10/827,379 patent/US7365409B2/en not_active Expired - Lifetime
-
2005
- 2005-06-22 US US11/157,788 patent/US20050253177A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5912483A (en) * | 1994-07-05 | 1999-06-15 | Sanyo Electric Company, Ltd. | Output circuit provided with source follower circuit having depletion type MOS transistor |
US5614744A (en) * | 1995-08-04 | 1997-03-25 | National Semiconductor Corporation | CMOS-based, low leakage active pixel array with anti-blooming isolation |
US6051447A (en) * | 1997-01-17 | 2000-04-18 | Eastman Kodak Company | Partially pinned photodiode for solid state image sensors |
US6150683A (en) * | 1997-06-27 | 2000-11-21 | Foveon, Inc. | CMOS-based color pixel with reduced noise in the blue signal |
US6352869B1 (en) * | 1997-08-15 | 2002-03-05 | Eastman Kodak Company | Active pixel image sensor with shared amplifier read-out |
US6565846B2 (en) * | 1997-09-26 | 2003-05-20 | Kureha Chemical Industry Co., Ltd. | Microbial strains of pseudomonas, bacillus and enterobacter/in agricultural chemical compositions |
US6670990B1 (en) * | 1997-09-29 | 2003-12-30 | Canon Kabushiki Kaisha | Image sensing device using MOS-type image sensing element whose threshold voltage of charge transfer switch and reset switch is different from that of signal output transistor |
US6146939A (en) * | 1998-09-18 | 2000-11-14 | Tritech Microelectronics, Ltd. | Metal-polycrystalline silicon-N-well multiple layered capacitor |
US6232626B1 (en) * | 1999-02-01 | 2001-05-15 | Micron Technology, Inc. | Trench photosensor for a CMOS imager |
US6677676B1 (en) * | 1999-05-11 | 2004-01-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having steady substrate potential |
US6339248B1 (en) * | 1999-11-15 | 2002-01-15 | Omnivision Technologies, Inc. | Optimized floating P+ region photodiode for a CMOS image sensor |
US6545302B2 (en) * | 2000-08-31 | 2003-04-08 | Hyundai Electronics Industries Co., Ltd. | Image sensor capable of decreasing leakage current between diodes and method for fabricating the same |
US6392263B1 (en) * | 2001-05-15 | 2002-05-21 | Texas Instruments Incorporated | Integrated structure for reduced leakage and improved fill-factor in CMOS pixel |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090027529A1 (en) * | 2007-07-16 | 2009-01-29 | Jung Sang-Il | Image sensor with wide operating range |
US8068157B2 (en) * | 2007-07-16 | 2011-11-29 | Samsung Electronics Co., Ltd. | Image sensor with wide operating range |
Also Published As
Publication number | Publication date |
---|---|
US20040051164A1 (en) | 2004-03-18 |
US6984537B2 (en) | 2006-01-10 |
US20040195592A1 (en) | 2004-10-07 |
US7365409B2 (en) | 2008-04-29 |
US6744084B2 (en) | 2004-06-01 |
US20040043529A1 (en) | 2004-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6984537B2 (en) | Method of forming two-transistor pixel with buried reset channel | |
US7470560B2 (en) | Image sensor having a charge storage region provided within an implant region | |
US7091536B2 (en) | Isolation process and structure for CMOS imagers | |
US7009227B2 (en) | Photodiode structure and image pixel structure | |
US6900484B2 (en) | Angled pinned photodiode for high quantum efficiency | |
US7619672B2 (en) | Retrograde well structure for a CMOS imager | |
US7091059B2 (en) | Method of forming a photosensor comprising a plurality of trenches | |
US6500692B1 (en) | Method of making trench photosensor for a CMOS imager | |
US7847366B2 (en) | Well for CMOS imager | |
US7655494B2 (en) | Trench photosensor for a CMOS imager | |
US7432121B2 (en) | Isolation process and structure for CMOS imagers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |