US20050258027A1 - Back-biased face target sputtering based programmable logic device - Google Patents
Back-biased face target sputtering based programmable logic device Download PDFInfo
- Publication number
- US20050258027A1 US20050258027A1 US11/157,109 US15710905A US2005258027A1 US 20050258027 A1 US20050258027 A1 US 20050258027A1 US 15710905 A US15710905 A US 15710905A US 2005258027 A1 US2005258027 A1 US 2005258027A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- targets
- target
- sputtering device
- plasma region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
- C23C14/34—Sputtering
- C23C14/35—Sputtering by application of a magnetic field, e.g. magnetron sputtering
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
- C23C14/34—Sputtering
- C23C14/35—Sputtering by application of a magnetic field, e.g. magnetron sputtering
- C23C14/352—Sputtering by application of a magnetic field, e.g. magnetron sputtering using more than one target
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/34—Gas-filled discharge tubes operating with cathodic sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/34—Gas-filled discharge tubes operating with cathodic sputtering
- H01J37/3402—Gas-filled discharge tubes operating with cathodic sputtering using supplementary magnetic fields
Definitions
- the present invention relates to systems and methods for fabricating semiconductor devices at low temperature.
- DRAM dynamic random access memory
- a DRAM typically includes an array of memory cells that store data as binary values, e.g., 1's and 0's. In a conventional DRAM, the data is stored by controlling the charge on capacitors in each cell of the DRAM.
- Data in the array is “randomly accessible” since a processor can retrieve data from any location in memory by providing the appropriate address to the memory device.
- One problem with conventional DRAM is that the device is “volatile.” This means that when power is turned off to the system using the DRAM, the data in the memory device is lost.
- U.S. Pat. No. 5,000,834 discloses a vacuum deposition technique known as face target sputtering to form thin films on magnetic recording heads at low temperature.
- the sputtering method is widely used for forming a thin film on a substrate made of PMMA because of intimacy between the substrate and the thin film formed therethrough.
- the amorphous thin film of rare earth—transition metal alloy formed through the sputtering method is applied to an erasable magneto-optical recording medium.
- the sputtering method is performed as follows: Positive ions of an inert gas such as Argon (Ar) first created by a glow discharge are accelerated toward a cathode or target, and then they impinge upon the target.
- Argon Argon
- U.S. Pat. No. 6,156,172 discloses a plasma generating unit and a compact configuration of the combination of plasma space and substrate holders for a facing target type sputtering apparatus which includes: an arrangement for defining box-type plasma units supplied therein with sputtering gas mounted on outside wall-plates of a closed vacuum vessel; at least a pair of targets arranged to be spaced apart from and face one another within the box-type plasma unit, with each of the targets having a sputtering surface thereof; a framework for holding five planes of the targets or a pair of facing targets and three plate-like members providing the box-type plasma unit so as to define a predetermined space apart from the pair of facing targets and the plate-like members, which framework is capable of being removably mounted on the outside walls of the vacuum vessel with vacuum seals; a holder for the target having conduits for a coolant; an electric power source for the targets to cause sputtering from the surfaces of the targets; permanent magnets arranged around each of the pair of targets for
- a facing targets sputtering device for semiconductor fabrication includes an air-tight chamber in which an inert gas is admittable and exhaustible; a pair of target plates placed at opposite ends of said air-tight chamber respectively so as to face each other and form a plasma region therebetween; a pair of magnets respectively disposed adjacent to said target plates such that magnet poles of different polarities face each other across said plasma region thereby to establish a magnetic field of said plasma region between said target plates; a substrate holder disposed adjacent to said plasma region, said substrate holder adapted to hold a substrate on which an alloyed thin film is to be deposited; and a back-bias power supply coupled to the substrate holder.
- a method for sputtering a thin film onto a substrate includes providing at least one target and a substrate having a film-forming surface portion and a back portion; creating a magnetic field so that the film-forming surface portion is placed in the magnetic field with the magnetic field induced normal to the substrate surface portion; back-biasing the back portion of the substrate; and sputtering material onto the film-forming surface portion.
- the substrate temperature in forming a thin film is approximately that of room temperature, and the process requires a short time. Since the thin film is formed at a very low temperature during substantially the whole process, the process can be applied to a highly integrated device to deposit an additional layer with a plurality of elements without damaging other elements previously deposited using conventional deposition.
- FIG. 1 shows one embodiment of an apparatus for fabricating semiconductor.
- FIG. 2 is an exemplary electron distribution chart.
- FIG. 3 shows one embodiment of an FTS unit.
- FIG. 4A shows one embodiment of a second apparatus for fabricating semiconductor.
- FIG. 4B shows one embodiment of a second apparatus for fabricating semiconductor.
- FIG. 5 shows an SEM image of a cross sectional view of an exemplary device fabricated with the system of FIG. 1 .
- FIG. 6 is an enlarged view of one portion of the SEM image of FIG. 5 .
- FIG. 7 shows an exemplary memory array made using the system of FIG. 1 .
- FIG. 8 shows an exemplary FPGA configuration memory made using the system of FIG. 1 .
- FIG. I shows one embodiment of an apparatus for fabricating semiconductor.
- An embodiment reactor 10 is schematically illustrated in FIG. 1 .
- the reactor 10 includes a metal chamber 14 that is electrically grounded.
- a wafer or substrate 22 to be sputter coated is supported on a pedestal electrode 24 in opposition to the target 16 .
- An electrical bias source 26 is connected to the pedestal electrode 24 .
- the bias source 26 is an RF bias source coupled to the pedestal electrode 24 through an isolation capacitor.
- Such bias source produces a negative DC self-bias VB on the pedestal electrode 24 on the order of tens of volts.
- a working gas such as argon is supplied from a gas source 28 through a mass flow controller 30 and thence through a gas inlet 32 into the chamber.
- a vacuum pump system 34 pumps the chamber through a pumping port 36 .
- An FTS unit is positioned to face the wafer 22 and has a plurality of magnets 102 , 104 , 106 , and 108 .
- a first target 110 is positioned between magnets 102 and 104
- a second target 120 is positioned between magnets 106 and 108 .
- the first and second targets 110 and 120 define an electron confining region 130 .
- a power supply 140 is connected to the magnets 102 - 108 and targets 110 - 120 so that positive charges are attracted to the second target 120 .
- particles are sputtered onto a substrate 22 which, in one embodiment where the targets 110 and 120 are laterally positioned, is vertically positioned relative to the lateral targets 110 and 120 .
- the substrate 22 is arranged to be perpendicular to the planes of the targets 110 and 120 .
- a substrate holder 24 supports the substrate 22 .
- the targets 110 and 120 are positioned in the reactor 10 in such a manner that two rectangular shape cathode targets face each other so as to define the plasma confining region 130 therebetween. Magnetic fields are then generated to cover vertically the outside of the space between facing target planes by the arrangement of magnets installed in touch with the backside planes of facing targets 110 and 120 .
- the facing targets 110 and 120 are used as a cathode, and the shield plates are used as an anode, and the cathode/anode are connected to output terminals of the direct current (DC) power supply 140 .
- the vacuum vessel and the shield plates are also connected to the anode.
- sputtering plasma is formed in the space 130 between the facing targets 110 and 120 while power from the power source is applied. Since magnetic fields are generated around the peripheral area extending in a direction perpendicular to the surfaces of facing targets 110 and 120 , highly energized electrons sputtered from surfaces of the facing targets 110 and 120 are confined in the space between facing targets 110 and 120 to cause increased ionized gases by collision in the space 130 .
- the ionization rate of the sputtering gases corresponds to the deposition rate of thin films on the substrate 22 , then, high rate deposition is realized due to the confinement of electrons in the space 130 between the facing targets.
- the substrate 22 is arranged so as to be isolated from the plasma space between the facing targets 110 and 120 .
- Film deposition on the substrate 22 is processed at a low temperature range due to a very small number of impingement of plasma from the plasma space and small amount of thermal radiation from the target planes.
- a typical facing target type of sputtering method has superior properties of depositing ferromagnetic materials at high rate deposition and low substrate temperature in comparison with a magnetron sputtering method.
- plasma is excited from the argon.
- the chamber enclosure is grounded.
- the RF power supply 26 to the chuck or pedestal 24 causes an effective DC ‘back-bias’ between the wafer and the chamber. This bias is negative, so it repels the low-velocity electrons.
- FIG. 2 illustrates an exemplary electron distribution for the apparatus of FIG. 1 .
- the electron distribution follows a standard Maxwellian curve.
- Low energy electrons have two characteristics: they are numerous and they tend to have non-elastic collisions with the deposited atoms, resulting in amorphization during deposition.
- High-energy electrons come through the back-biased shield, but they effectively “bounce” off the atoms without significant energy transfer—these electrons do not affect the way bonds are formed. This is especially true because high energy electrons spend very little time in the vicinity of the atoms, while the low energy electrons spend more time next to the atoms and can interfere with bond formation.
- the presence of the large positively biased shield affects the plasma, particularly those close to the pedestal electrode 24 .
- the DC self-bias developed on the pedestal 24 may be more positive than for the conventional large grounded shield, that is, less negative since the DC self-bias is negative in typical applications. It is believed that the change in DC self-bias arises from the fact that the positively biased shield drains electrons from the plasma, thereby causing the plasma and hence the pedestal electrode to become more positive.
- FIG. 3 shows another embodiment of an FTS system.
- a wafer 200 is positioned in a chamber 210 .
- the wafer 200 is moved into the chamber 210 using a robot arm 220 .
- the robot arm 220 places the wafer 200 on a wafer chuck 230 .
- the wafer chuck 230 is moved by a chuck motor 240 .
- One or more chuck heaters 250 heats the wafer 200 during processing.
- the wafer 200 is positioned between the heater 250 and a magnetron 260 .
- the magnetron 260 serves as highly efficient sources of microwave energy.
- microwave magnetrons employ a constant magnetic field to produce a rotating electron space charge. The space charge interacts with a plurality of microwave resonant cavities to generate microwave radiation.
- One electrical node 270 is provided to a back-bias generator such as the generator 26 of FIG. 1 .
- two target plates are respectively connected and disposed onto two target holders which are fixed to both inner ends of the chamber 210 so as to make the target plates face each other.
- a pair of permanent magnets are accommodated in the target holders so as to create a magnetic field therebetween substantially perpendicular to the surface of the target plates.
- the wafer 200 is disposed closely to the magnetic field (which will define a plasma region) so as to preferably face it.
- the electrons emitted from the both target plates by applying the voltage are confined between the target plates because of the magnetic field to promote the ionization of the inert gas so as to form a plasma region.
- the positive ions of the inert gas existing in the plasma region are accelerated toward the target plates.
- the bombardment of the target plates by the accelerated particles of the inert gas and ions thereof causes atoms of the material forming the plates to be emitted.
- the wafer 200 on which the thin film is to be disposed is placed around the plasma region, so that the bombardment of these high energy particles and ions against the thin film plane is avoided because of effective confinement of the plasma region by the magnetic field.
- the back-bias RF power supply causes an effective DC ‘back-bias’ between the wafer 200 and the chamber 210 . This bias is negative, so it repels the low-velocity electrons.
- FIG. 4A shows one embodiment of a second apparatus for fabricating semiconductor.
- multiple 1-D deposition sources are stacked in the deposition chamber.
- the stacking of the sources reduces the amount of wafer travel, while significantly increasing deposition uniformity.
- a wafer 300 is inserted into a chamber 410 using a robot arm 420 moving through a transfer chamber 430 .
- the wafer 300 is positioned onto a rotary chuck 440 with chuck heater(s) 450 positioned above the wafer.
- a linear motor 460 moves the chuck through a plurality of deposition chambers 470 .
- the system of FIG. 4A provides a plurality of one dimensional sputter deposition chambers. Each chamber can deposit a line of material. By moving the wafer 300 with the linear motor 460 , 2-d coverage is obtained.
- a chuck 500 is positioned inside a chamber.
- the chuck 500 supports a wafer 502 .
- the chamber has vacuum bellows 510 .
- the chuck 500 is driven by a wafer rotator 520 which rotates the wafer 502 and the chuck 500 in a pendulum-like manner.
- the chuck 500 is also powered by a linear motor 530 to provide up/down motion.
- a plurality of sources 540 - 544 perform deposition of materials on the wafer 502 .
- the system of FIG. 4B gets linear motion of the wafer 502 past the three sources for uniform deposition. This is done through a chuck supported from underneath rather than from the side.
- a jointed pendulum supports the wafer and keeps the wafer at a constant vertical distance from the target as the pendulum swings.
- the system swings the wafer using a pendulum.
- the system is more stable than a system with a lateral linear arm since the chuck 500 is heavy and supports the weight of the wafer, a heater, and RF back-bias circuitry and would require a very thick support arm otherwise the arm would wobble.
- the linear arm would need to extend away from the source, resulting in large equipment. In this implementation, the arm sits below the chuck, resulting in a smaller piece of equipment and also the arm does not have to support much weight.
- a process for obtain 2D deposition coverage is as follows:
- FIG. 5 shows an SEM image of an exemplary device fabricated with the system of FIG. 1
- FIG. 6 is an enlarged view of one portion of the SEM image of FIG. 5
- the device of FIG. 5 was fabricated at a low temperature (below 400° C.).
- an oxide layer (20 nm thick).
- a metal layer in this case a titanium layer (24 nm thick).
- an interface layer in this case a platinum (Pt) interface face layer (about 5 nm).
- Pt platinum
- a crystallite PCMO layer (79 nm thick) is formed at the top. Grains in this layer can be seen extending from the bottom toward the top with a slightly angled tilt.
- FIG. 6 shows a zoomed view showing the Ti metal layer, the Pt interface layer and the PCMO grain in more details.
- back-biased power supply a plurality of back-bias power supplies can be used. These power supplies can be controllable independently from each other. The electric energies supplied can be independently controlled. Therefore, the components of the thin film to be formed are easily controlled in every sputtering batch process. In addition, the composition of the thin film can be changed in the direction of the thickness of the film by using the Facing Targets Sputtering device.
- the device can be non-volatile memory such as magneto-resistive random access memory (MRAM).
- MRAM magneto-resistive random access memory
- DRAM dynamic random access memory
- electrical cells e.g., capacitors
- MRAM magnetic cells. Because magnetic memory cells maintain their state even when power is removed, MRAM possesses a distinct advantage over electrical cells.
- the MRAMs formed using the above FTS has two small magnetic layers separated by a thin insulating layer typically make up each memory cell, forming a tiny magnetic “sandwich.”
- Each magnetic layer behaves like a tiny bar magnet, with a north pole and south pole, called a magnetic “moment.”
- the moments of the two magnetic layers can be aligned either parallel (north poles pointing in the same direction) or antiparallel (north poles pointing in opposite directions) to each other. These two states correspond to the binary states—the 1's and 0's—of the memory.
- the memory writing process aligns the magnetic moments, while the memory reading process detects the alignment.
- Data is read from a memory cell by determining the orientation of the magnetic moments in the two layers of magnetic material in the cell. Passing a small electric current directly through the memory cell accomplishes this: when the moments are parallel, the resistance of the memory cell is smaller than when the moments are not parallel. Even though there is an insulating layer between the magnetic layers, the insulating layer is so thin that electrons can “tunnel” through the insulating layer from one magnetic layer to the other.
- word lines for selecting rows and bit lines for selecting columns are arranged to intersect at right angles.
- Memory cells are formed at intersections, and a peripheral driver circuit for selectively allowing information to be written into or read from the memory cells and an amplifier circuit which for reading the information are also formed.
- the peripheral circuit section includes a word line driver circuit and bit line driver circuit and a signal detecting circuit such as a sense amplifier, for example.
- the memory can be used in Programmable logic devices (PLDs) as well.
- PLDs can implement user-defined logic functions by interconnecting user-configurable logic cells through a variety of semiconductor switching elements.
- the switching elements may be programmable elements such as fuses or antifuses which can be programmed to respectively connect or disconnect logical circuits.
- a fuse is a device having two electrodes and a conductive element which electrically connects the two electrodes. When a fuse is programmed, by passage of sufficient current between its electrodes, the two electrodes are electrically disconnected.
- an antifuse is a structure, having two electrodes, which are not electrically connected when unprogrammed.
- An antifuse can be programmed by applying sufficient voltage (“programming voltage”) between its first and second electrodes, thereby forming a bi-directional conductive link between the first and the second electrodes.
- FIG. 8 shows memory cells holding configuration data for an FPGA chip.
- the memory cells of FIG. 8 are made using the back-biased FTS technique as discussed above.
- a frame shift register 61 receives a bitstream and loads the array of memory cells.
- Address shift register 62 selects which column of memory cells is loaded from frame shift register 61 . Selection of the column is made by shifting a token logical 1 through word line register 62 . In the illustration of FIG. 8 , the leftmost column holds the logical 1.
- a separate memory array can be provided together with the FPGA configuration memory to allow a configured FPGA device to access the memory array as a buffer, for example.
- the invention has been described in terms of specific examples which are illustrative only and are not to be construed as limiting.
- the invention may be implemented in digital electronic circuitry or in computer hardware, firmware, software, or in combinations of them.
- Apparatus of the invention for controlling the fabrication equipment may be implemented in a computer program product tangibly embodied in a machine-readable storage device for execution by a computer processor; and method steps of the invention may be performed by a computer processor executing a program to perform functions of the invention by operating on input data and generating output.
- Suitable processors include, by way of example, both general and special purpose microprocessors.
- Storage devices suitable for tangibly embodying computer program instructions include all forms of non-volatile memory including, but not limited to: semiconductor memory devices such as EPROM, EEPROM, and flash devices; magnetic disks (fixed, floppy, and removable); other magnetic media such as tape; optical media such as CD-ROM disks; and magneto-optic devices. Any of the foregoing may be supplemented by, or incorporated in, specially-designed application-specific integrated circuits (ASICs) or suitably programmed field programmable gate arrays (FPGAs).
- ASICs application-specific integrated circuits
- FPGAs field programm
Abstract
Systems and methods are disclosed for forming memory arrays on a substrate in an air-tight chamber in which an inert gas is admittable and exhaustible; a pair of target plates placed at opposite ends of said air-tight chamber respectively so as to face each other and form a plasma region therebetween; a pair of magnets respectively disposed adjacent to said target plates such that magnet poles of different polarities face each other across said plasma region thereby to establish a magnetic field of said plasma region between said target plates; a substrate holder disposed adjacent to said plasma region, said substrate holder adapted to hold a substrate on which an alloyed thin film is to be deposited; and a back-bias power supply coupled to the substrate holder.
Description
- This application is a continuation in part (CIP) application of Ser. No. 10/662,862, the content of which is incorporated by reference.
- The present invention relates to systems and methods for fabricating semiconductor devices at low temperature.
- Electronic systems have become a ubiquitous fixture in modem society. These electronic systems range from simple, hand-held calculators to more complex systems including computers, personal digital assistants (PDAs), embedded controllers and complex satellite imaging and communications systems. As noted in U.S. Pat. No. 6,862,211, many electronic systems include a microprocessor that performs one or more functions based on data provided to the microprocessor. This data is typically stored in a memory device of the electronic system such as a common dynamic random access memory (DRAM) device. A DRAM typically includes an array of memory cells that store data as binary values, e.g., 1's and 0's. In a conventional DRAM, the data is stored by controlling the charge on capacitors in each cell of the DRAM. Data in the array is “randomly accessible” since a processor can retrieve data from any location in memory by providing the appropriate address to the memory device. One problem with conventional DRAM is that the device is “volatile.” This means that when power is turned off to the system using the DRAM, the data in the memory device is lost.
- In a parallel trend, various semiconductor fabrication steps need to be done at low temperature. For instance, when applying a ferroelectric thin film to a highly integrated device, conventional processes do not provide a ferroelectric thin film which sufficiently fulfills various conditions, such as denseness and evenness on the thin film surface required for fine processing and formation of film at a relatively low temperature.
- U.S. Pat. No. 5,000,834 discloses a vacuum deposition technique known as face target sputtering to form thin films on magnetic recording heads at low temperature. The sputtering method is widely used for forming a thin film on a substrate made of PMMA because of intimacy between the substrate and the thin film formed therethrough. The amorphous thin film of rare earth—transition metal alloy formed through the sputtering method is applied to an erasable magneto-optical recording medium. The sputtering method is performed as follows: Positive ions of an inert gas such as Argon (Ar) first created by a glow discharge are accelerated toward a cathode or target, and then they impinge upon the target. As a result of ionic bombardment, neutral atoms and ions are removed from the target surface into a vacuum chamber due to the exchange of momentum therebetween. The liberated or sputtered atoms and ions are consequently deposited on a preselected substrate disposed in the vacuum chamber.
- U.S. Pat. No. 6,156,172 discloses a plasma generating unit and a compact configuration of the combination of plasma space and substrate holders for a facing target type sputtering apparatus which includes: an arrangement for defining box-type plasma units supplied therein with sputtering gas mounted on outside wall-plates of a closed vacuum vessel; at least a pair of targets arranged to be spaced apart from and face one another within the box-type plasma unit, with each of the targets having a sputtering surface thereof; a framework for holding five planes of the targets or a pair of facing targets and three plate-like members providing the box-type plasma unit so as to define a predetermined space apart from the pair of facing targets and the plate-like members, which framework is capable of being removably mounted on the outside walls of the vacuum vessel with vacuum seals; a holder for the target having conduits for a coolant; an electric power source for the targets to cause sputtering from the surfaces of the targets; permanent magnets arranged around each of the pair of targets for generating at least a perpendicular magnetic field extending in a direction perpendicular to the sputtering surfaces of the facing targets; devices for containing the permanent magnets with target holders, removably mounted on the framework; and a substrate holder at a position adjacent the outlet space of the sputtering plasma unit in the vacuum vessel. The unified configuration composed of a cooling device for cooling both the backside plane of the targets and a container of magnets in connection with the framework improves the compactness of sputtering apparatus.
- In one aspect, a facing targets sputtering device for semiconductor fabrication includes an air-tight chamber in which an inert gas is admittable and exhaustible; a pair of target plates placed at opposite ends of said air-tight chamber respectively so as to face each other and form a plasma region therebetween; a pair of magnets respectively disposed adjacent to said target plates such that magnet poles of different polarities face each other across said plasma region thereby to establish a magnetic field of said plasma region between said target plates; a substrate holder disposed adjacent to said plasma region, said substrate holder adapted to hold a substrate on which an alloyed thin film is to be deposited; and a back-bias power supply coupled to the substrate holder.
- In another aspect, a method for sputtering a thin film onto a substrate includes providing at least one target and a substrate having a film-forming surface portion and a back portion; creating a magnetic field so that the film-forming surface portion is placed in the magnetic field with the magnetic field induced normal to the substrate surface portion; back-biasing the back portion of the substrate; and sputtering material onto the film-forming surface portion.
- Advantages of the invention may include one or more of the following. The substrate temperature in forming a thin film is approximately that of room temperature, and the process requires a short time. Since the thin film is formed at a very low temperature during substantially the whole process, the process can be applied to a highly integrated device to deposit an additional layer with a plurality of elements without damaging other elements previously deposited using conventional deposition.
- In order that the manner in which the above-recited and other advantages and features of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof, which are illustrated, in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:
-
FIG. 1 shows one embodiment of an apparatus for fabricating semiconductor. -
FIG. 2 is an exemplary electron distribution chart. -
FIG. 3 shows one embodiment of an FTS unit. -
FIG. 4A shows one embodiment of a second apparatus for fabricating semiconductor. -
FIG. 4B shows one embodiment of a second apparatus for fabricating semiconductor. -
FIG. 5 shows an SEM image of a cross sectional view of an exemplary device fabricated with the system ofFIG. 1 . -
FIG. 6 is an enlarged view of one portion of the SEM image ofFIG. 5 . -
FIG. 7 shows an exemplary memory array made using the system ofFIG. 1 . -
FIG. 8 shows an exemplary FPGA configuration memory made using the system ofFIG. 1 . - Referring now to the drawings in greater detail, there is illustrated therein structure diagrams for a semiconductor processing system and logic flow diagrams for processes a system will utilize to deposit a memory device at low temperature, as will be more readily understood from a study of the diagrams.
- FIG. I shows one embodiment of an apparatus for fabricating semiconductor. An embodiment reactor 10 is schematically illustrated in
FIG. 1 . The reactor 10 includes a metal chamber 14 that is electrically grounded. A wafer orsubstrate 22 to be sputter coated is supported on apedestal electrode 24 in opposition to the target 16. Anelectrical bias source 26 is connected to thepedestal electrode 24. Preferably, thebias source 26 is an RF bias source coupled to thepedestal electrode 24 through an isolation capacitor. Such bias source produces a negative DC self-bias VB on thepedestal electrode 24 on the order of tens of volts. A working gas such as argon is supplied from agas source 28 through amass flow controller 30 and thence through agas inlet 32 into the chamber. Avacuum pump system 34 pumps the chamber through apumping port 36. - An FTS unit is positioned to face the
wafer 22 and has a plurality ofmagnets magnets magnets electron confining region 130. Apower supply 140 is connected to the magnets 102-108 and targets 110-120 so that positive charges are attracted to the second target 120. During operation, particles are sputtered onto asubstrate 22 which, in one embodiment where the targets 110 and 120 are laterally positioned, is vertically positioned relative to the lateral targets 110 and 120. Thesubstrate 22 is arranged to be perpendicular to the planes of the targets 110 and 120. Asubstrate holder 24 supports thesubstrate 22. - The targets 110 and 120 are positioned in the reactor 10 in such a manner that two rectangular shape cathode targets face each other so as to define the
plasma confining region 130 therebetween. Magnetic fields are then generated to cover vertically the outside of the space between facing target planes by the arrangement of magnets installed in touch with the backside planes of facing targets 110 and 120. The facing targets 110 and 120 are used as a cathode, and the shield plates are used as an anode, and the cathode/anode are connected to output terminals of the direct current (DC)power supply 140. The vacuum vessel and the shield plates are also connected to the anode. - Under pressure, sputtering plasma is formed in the
space 130 between the facing targets 110 and 120 while power from the power source is applied. Since magnetic fields are generated around the peripheral area extending in a direction perpendicular to the surfaces of facing targets 110 and 120, highly energized electrons sputtered from surfaces of the facing targets 110 and 120 are confined in the space between facing targets 110 and 120 to cause increased ionized gases by collision in thespace 130. The ionization rate of the sputtering gases corresponds to the deposition rate of thin films on thesubstrate 22, then, high rate deposition is realized due to the confinement of electrons in thespace 130 between the facing targets. Thesubstrate 22 is arranged so as to be isolated from the plasma space between the facing targets 110 and 120. - Film deposition on the
substrate 22 is processed at a low temperature range due to a very small number of impingement of plasma from the plasma space and small amount of thermal radiation from the target planes. A typical facing target type of sputtering method has superior properties of depositing ferromagnetic materials at high rate deposition and low substrate temperature in comparison with a magnetron sputtering method. When sufficient target voltage VT is applied, plasma is excited from the argon. The chamber enclosure is grounded. TheRF power supply 26 to the chuck orpedestal 24 causes an effective DC ‘back-bias’ between the wafer and the chamber. This bias is negative, so it repels the low-velocity electrons. -
FIG. 2 illustrates an exemplary electron distribution for the apparatus ofFIG. 1 . The electron distribution follows a standard Maxwellian curve. Low energy electrons have two characteristics: they are numerous and they tend to have non-elastic collisions with the deposited atoms, resulting in amorphization during deposition. High-energy electrons come through the back-biased shield, but they effectively “bounce” off the atoms without significant energy transfer—these electrons do not affect the way bonds are formed. This is especially true because high energy electrons spend very little time in the vicinity of the atoms, while the low energy electrons spend more time next to the atoms and can interfere with bond formation. - The presence of the large positively biased shield affects the plasma, particularly those close to the
pedestal electrode 24. As a result, the DC self-bias developed on thepedestal 24, particularly by an RF bias source, may be more positive than for the conventional large grounded shield, that is, less negative since the DC self-bias is negative in typical applications. It is believed that the change in DC self-bias arises from the fact that the positively biased shield drains electrons from the plasma, thereby causing the plasma and hence the pedestal electrode to become more positive. -
FIG. 3 shows another embodiment of an FTS system. In this embodiment, awafer 200 is positioned in achamber 210. Thewafer 200 is moved into thechamber 210 using arobot arm 220. Therobot arm 220 places thewafer 200 on awafer chuck 230. Thewafer chuck 230 is moved by achuck motor 240. One or more chuck heaters 250 heats thewafer 200 during processing. - Additionally, the
wafer 200 is positioned between the heater 250 and amagnetron 260. Themagnetron 260 serves as highly efficient sources of microwave energy. In one embodiment, microwave magnetrons employ a constant magnetic field to produce a rotating electron space charge. The space charge interacts with a plurality of microwave resonant cavities to generate microwave radiation. One electrical node 270 is provided to a back-bias generator such as thegenerator 26 ofFIG. 1 . - In the system of
FIG. 3 , two target plates are respectively connected and disposed onto two target holders which are fixed to both inner ends of thechamber 210 so as to make the target plates face each other. A pair of permanent magnets are accommodated in the target holders so as to create a magnetic field therebetween substantially perpendicular to the surface of the target plates. Thewafer 200 is disposed closely to the magnetic field (which will define a plasma region) so as to preferably face it. The electrons emitted from the both target plates by applying the voltage are confined between the target plates because of the magnetic field to promote the ionization of the inert gas so as to form a plasma region. The positive ions of the inert gas existing in the plasma region are accelerated toward the target plates. The bombardment of the target plates by the accelerated particles of the inert gas and ions thereof causes atoms of the material forming the plates to be emitted. Thewafer 200 on which the thin film is to be disposed is placed around the plasma region, so that the bombardment of these high energy particles and ions against the thin film plane is avoided because of effective confinement of the plasma region by the magnetic field. The back-bias RF power supply causes an effective DC ‘back-bias’ between thewafer 200 and thechamber 210. This bias is negative, so it repels the low-velocity electrons. -
FIG. 4A shows one embodiment of a second apparatus for fabricating semiconductor. In the system ofFIG. 4A , multiple 1-D deposition sources are stacked in the deposition chamber. The stacking of the sources reduces the amount of wafer travel, while significantly increasing deposition uniformity. Awafer 300 is inserted into achamber 410 using arobot arm 420 moving through atransfer chamber 430. Thewafer 300 is positioned onto a rotary chuck 440 with chuck heater(s) 450 positioned above the wafer. Alinear motor 460 moves the chuck through a plurality ofdeposition chambers 470. - The system of
FIG. 4A provides a plurality of one dimensional sputter deposition chambers. Each chamber can deposit a line of material. By moving thewafer 300 with thelinear motor 460, 2-d coverage is obtained. - Turning now to
FIG. 4B , a second embodiment of a fabrication apparatus is shown. In this embodiment, achuck 500 is positioned inside a chamber. Thechuck 500 supports awafer 502. The chamber has vacuum bellows 510. Thechuck 500 is driven by awafer rotator 520 which rotates thewafer 502 and thechuck 500 in a pendulum-like manner. Thechuck 500 is also powered by alinear motor 530 to provide up/down motion. A plurality of sources 540-544 perform deposition of materials on thewafer 502. - The system of
FIG. 4B gets linear motion of thewafer 502 past the three sources for uniform deposition. This is done through a chuck supported from underneath rather than from the side. A jointed pendulum supports the wafer and keeps the wafer at a constant vertical distance from the target as the pendulum swings. The system swings the wafer using a pendulum. The system is more stable than a system with a lateral linear arm since thechuck 500 is heavy and supports the weight of the wafer, a heater, and RF back-bias circuitry and would require a very thick support arm otherwise the arm would wobble. Also, the linear arm would need to extend away from the source, resulting in large equipment. In this implementation, the arm sits below the chuck, resulting in a smaller piece of equipment and also the arm does not have to support much weight. - In one embodiment, a process for obtain 2D deposition coverage is as follows:
- Receive desired 2D pattern from user
- Move chuck into a selected deposition chamber;
- Actuate linear motor and rotary chuck to in accordance with the 2D pattern
- Move current wafer to next deposition chamber
- Get next wafer into the current chamber and repeat process.
-
FIG. 5 shows an SEM image of an exemplary device fabricated with the system ofFIG. 1 , whileFIG. 6 is an enlarged view of one portion of the SEM image ofFIG. 5 . The device ofFIG. 5 was fabricated at a low temperature (below 400° C.). At the bottom ofFIG. 5 is an oxide layer (20 nm thick). Above the oxide layer is a metal layer, in this case a titanium layer (24 nm thick). Above this layer is an interface layer, in this case a platinum (Pt) interface face layer (about 5 nm). Finally, a crystallite PCMO layer (79 nm thick) is formed at the top. Grains in this layer can be seen extending from the bottom toward the top with a slightly angled tilt.FIG. 6 shows a zoomed view showing the Ti metal layer, the Pt interface layer and the PCMO grain in more details. - Although one back-biased power supply is mentioned, a plurality of back-bias power supplies can be used. These power supplies can be controllable independently from each other. The electric energies supplied can be independently controlled. Therefore, the components of the thin film to be formed are easily controlled in every sputtering batch process. In addition, the composition of the thin film can be changed in the direction of the thickness of the film by using the Facing Targets Sputtering device.
- One or more electronic devices can be formed on the wafer. The device can be non-volatile memory such as magneto-resistive random access memory (MRAM). Unlike conventional DRAM, which uses electrical cells (e.g., capacitors) to store data, MRAM uses magnetic cells. Because magnetic memory cells maintain their state even when power is removed, MRAM possesses a distinct advantage over electrical cells.
- In one embodiment, the MRAMs formed using the above FTS has two small magnetic layers separated by a thin insulating layer typically make up each memory cell, forming a tiny magnetic “sandwich.” Each magnetic layer behaves like a tiny bar magnet, with a north pole and south pole, called a magnetic “moment.” The moments of the two magnetic layers can be aligned either parallel (north poles pointing in the same direction) or antiparallel (north poles pointing in opposite directions) to each other. These two states correspond to the binary states—the 1's and 0's—of the memory. The memory writing process aligns the magnetic moments, while the memory reading process detects the alignment. Data is read from a memory cell by determining the orientation of the magnetic moments in the two layers of magnetic material in the cell. Passing a small electric current directly through the memory cell accomplishes this: when the moments are parallel, the resistance of the memory cell is smaller than when the moments are not parallel. Even though there is an insulating layer between the magnetic layers, the insulating layer is so thin that electrons can “tunnel” through the insulating layer from one magnetic layer to the other.
- To write to an MRAM cell, currents pass through wires close to (but not connected to) the magnetic cell. Because any current through a wire generates a magnetic field, this field can change the direction of the magnetic moment of the magnetic material in the magnetic cell. The arrangement of the wires and cells is called a cross-point architecture: the magnetic junctions are set up along the intersection points of a grid. Word lines run in parallel on one side of the magnetic cells. Bit lines runs on a side of the magnetic cells opposite the word lines. The bit lines are perpendicular to the set of word lines below. Like coordinates on a map, choosing one particular word line and one particular bit line uniquely specifies one of the memory cells. To write to a particular cell (bit), a current is passed through the word line and bit line that intersect at that particular cell. Only the cell at the crosspoint of the word line and the bit line sees the magnetic fields from both currents and changes state.
- In one exemplary memory cell array shown in
FIG. 7 , word lines for selecting rows and bit lines for selecting columns are arranged to intersect at right angles. Memory cells are formed at intersections, and a peripheral driver circuit for selectively allowing information to be written into or read from the memory cells and an amplifier circuit which for reading the information are also formed. The peripheral circuit section includes a word line driver circuit and bit line driver circuit and a signal detecting circuit such as a sense amplifier, for example. - In another embodiment, the memory can be used in Programmable logic devices (PLDs) as well. PLDs can implement user-defined logic functions by interconnecting user-configurable logic cells through a variety of semiconductor switching elements. The switching elements may be programmable elements such as fuses or antifuses which can be programmed to respectively connect or disconnect logical circuits. As it is well known, a fuse is a device having two electrodes and a conductive element which electrically connects the two electrodes. When a fuse is programmed, by passage of sufficient current between its electrodes, the two electrodes are electrically disconnected. By contrast, an antifuse is a structure, having two electrodes, which are not electrically connected when unprogrammed. However, when programmed the first and second electrodes of the antifuse are permanently electrically connected. An antifuse can be programmed by applying sufficient voltage (“programming voltage”) between its first and second electrodes, thereby forming a bi-directional conductive link between the first and the second electrodes.
- The configuration relating to the programming of the fuses or antifuses can be stored in the memory cells in one embodiment.
FIG. 8 shows memory cells holding configuration data for an FPGA chip. The memory cells ofFIG. 8 are made using the back-biased FTS technique as discussed above. Aframe shift register 61 receives a bitstream and loads the array of memory cells.Address shift register 62 selects which column of memory cells is loaded fromframe shift register 61. Selection of the column is made by shifting a token logical 1 throughword line register 62. In the illustration ofFIG. 8 , the leftmost column holds the logical 1. Thus whenframe shift register 61 is filled with a frame of bitstream data, andword line 12 is high the data bit in memory cell M-61 ofshift register 61, is applied to bit line 11 and loaded into memory cell M41. Other memory cells are equivalently loaded. - In yet another embodiment, a separate memory array can be provided together with the FPGA configuration memory to allow a configured FPGA device to access the memory array as a buffer, for example.
- It is to be understood that various terms employed in the description herein are interchangeable. Accordingly, the above description of the invention is illustrative and not limiting. Further modifications will be apparent to one of ordinary skill in the art in light of this disclosure.
- The invention has been described in terms of specific examples which are illustrative only and are not to be construed as limiting. The invention may be implemented in digital electronic circuitry or in computer hardware, firmware, software, or in combinations of them.
- Apparatus of the invention for controlling the fabrication equipment may be implemented in a computer program product tangibly embodied in a machine-readable storage device for execution by a computer processor; and method steps of the invention may be performed by a computer processor executing a program to perform functions of the invention by operating on input data and generating output. Suitable processors include, by way of example, both general and special purpose microprocessors. Storage devices suitable for tangibly embodying computer program instructions include all forms of non-volatile memory including, but not limited to: semiconductor memory devices such as EPROM, EEPROM, and flash devices; magnetic disks (fixed, floppy, and removable); other magnetic media such as tape; optical media such as CD-ROM disks; and magneto-optic devices. Any of the foregoing may be supplemented by, or incorporated in, specially-designed application-specific integrated circuits (ASICs) or suitably programmed field programmable gate arrays (FPGAs).
- While the preferred forms of the invention have been shown in the drawings and described herein, the invention should not be construed as limited to the specific forms shown and described since variations of the preferred forms will be apparent to those skilled in the art. Thus the scope of the invention is defined by the following claims and their equivalents.
Claims (20)
1. A facing targets sputtering device for semiconductor fabrication, comprising:
an air-tight chamber in which an inert gas is admittable and exhaustible;
a pair of target plates placed at opposite ends of said air-tight chamber respectively so as to face each other and form a plasma region therebetween;
a pair of magnets respectively disposed adjacent to said target plates such that magnet poles of different polarities face each other across said plasma region thereby to establish a magnetic field of said plasma region between said target plates;
a substrate holder disposed adjacent to said plasma region, said substrate holder adapted to hold a substrate on which an alloyed thin film is to be deposited;
a back-bias power supply coupled to the substrate holder; wherein the substrate includes an array of programmable logic devices and a memory array formed thereon.
2. A facing targets sputtering device according to claim 1 , wherein the back-bias power supply is a DC or an AC electric power source.
3. A facing targets sputtering device according to claim 1 , further comprising a first target power supply coupled to one of the target plates.
4. A facing targets sputtering device according to claim 3 , wherein the first target power supply is a DC or an AC electric power source.
5. A facing targets sputtering device according to claim 1 , further comprising a second target power supply coupled to the remaining target plate.
6. A facing targets sputtering device according to claim 1 , wherein the first and second target power supplies comprises DC and AC electric power sources.
7. A facing targets sputtering device according to claim 1 , further comprising a robot arm to move the wafer.
8. A facing targets sputtering device according to claim 1 , further comprising a magnetron coupled to the chamber.
9. A facing targets sputtering device according to claim 1 , further comprising a chuck heater mounted above the wafer.
10. The apparatus of claim 1 , wherein the FTS further comprises first and second targets mounted in parallel.
11. The apparatus of claim 10 , further comprising magnets positioned between the first and second targets.
12. The apparatus of claim 10 , further comprising a power supply coupled to the magnets and the targets.
13. The apparatus of claim 10 , wherein the substrates are positioned perpendicularly to the planes of the targets.
14. The apparatus of claim 13 , further comprising a substrate holder to secure the substrate.
15. The apparatus of claim 1 , wherein the semiconductor layer is a CMOS layer.
16. A method for sputtering a thin film onto a substrate, comprising:
providing at least one target and a substrate having a film-forming surface portion and a back portion;
creating a magnetic field so that the film-forming surface portion is placed in the magnetic field with the magnetic field induced normal to the substrate surface portion
back-biasing the back portion of the substrate; and
sputtering material onto the film-forming surface portion, wherein the thin forming surface portion comprises a memory cell and a programmable logic device.
17. A method as in claim 16 including providing a pair of said targets opposed to each other where the substrate is disposed between the targets.
18. A method as in claim 16 , further comprising swinging the wafer using a pendulum.
19. A method as in claim 16 , further comprising supporting a chuck from underneath rather than side-way.
20. A method as in claim 16 , further comprising providing a plurality of sources to deposit materials onto the substrate.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/157,109 US20050258027A1 (en) | 2003-09-15 | 2005-06-19 | Back-biased face target sputtering based programmable logic device |
US11/301,486 US20060231384A1 (en) | 2005-04-13 | 2005-12-13 | Back-biased face target sputtering |
PCT/US2006/013301 WO2007032780A2 (en) | 2005-04-13 | 2006-04-05 | Back-biased face target sputtering based memory device and programmable logic device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/662,862 US6962648B2 (en) | 2003-09-15 | 2003-09-15 | Back-biased face target sputtering |
US11/157,109 US20050258027A1 (en) | 2003-09-15 | 2005-06-19 | Back-biased face target sputtering based programmable logic device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/662,862 Continuation-In-Part US6962648B2 (en) | 2003-09-15 | 2003-09-15 | Back-biased face target sputtering |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/301,486 Continuation US20060231384A1 (en) | 2003-09-15 | 2005-12-13 | Back-biased face target sputtering |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050258027A1 true US20050258027A1 (en) | 2005-11-24 |
Family
ID=34274230
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/662,862 Expired - Lifetime US6962648B2 (en) | 2003-09-15 | 2003-09-15 | Back-biased face target sputtering |
US11/105,000 Abandoned US20050183945A1 (en) | 2003-09-15 | 2005-04-13 | Back-biased face target sputtering based memory |
US11/157,109 Abandoned US20050258027A1 (en) | 2003-09-15 | 2005-06-19 | Back-biased face target sputtering based programmable logic device |
US11/522,080 Abandoned US20070119705A1 (en) | 2003-09-15 | 2006-09-14 | Back-biased face target sputtering based memory data sensing technique |
US11/522,087 Abandoned US20070007124A1 (en) | 2003-09-15 | 2006-09-14 | Back-biased face target sputtering based memory with low oxygen flow rate |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/662,862 Expired - Lifetime US6962648B2 (en) | 2003-09-15 | 2003-09-15 | Back-biased face target sputtering |
US11/105,000 Abandoned US20050183945A1 (en) | 2003-09-15 | 2005-04-13 | Back-biased face target sputtering based memory |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/522,080 Abandoned US20070119705A1 (en) | 2003-09-15 | 2006-09-14 | Back-biased face target sputtering based memory data sensing technique |
US11/522,087 Abandoned US20070007124A1 (en) | 2003-09-15 | 2006-09-14 | Back-biased face target sputtering based memory with low oxygen flow rate |
Country Status (5)
Country | Link |
---|---|
US (5) | US6962648B2 (en) |
EP (1) | EP1670968A4 (en) |
JP (1) | JP2008542525A (en) |
KR (1) | KR101127259B1 (en) |
WO (1) | WO2005028700A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10879313B2 (en) | 2019-05-13 | 2020-12-29 | Sandisk Technologies Llc | Three-dimensional cross-point memory device containing inter-level connection structures and method of making the same |
US10991761B2 (en) | 2019-05-13 | 2021-04-27 | Sandisk Technologies Llc | Three-dimensional cross-point memory device containing inter-level connection structures and method of making the same |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060231384A1 (en) * | 2005-04-13 | 2006-10-19 | Makoto Nagashima | Back-biased face target sputtering |
US7425504B2 (en) * | 2004-10-15 | 2008-09-16 | 4D-S Pty Ltd. | Systems and methods for plasma etching |
US8454810B2 (en) | 2006-07-14 | 2013-06-04 | 4D-S Pty Ltd. | Dual hexagonal shaped plasma source |
US20080011603A1 (en) * | 2006-07-14 | 2008-01-17 | Makoto Nagashima | Ultra high vacuum deposition of PCMO material |
US8308915B2 (en) * | 2006-09-14 | 2012-11-13 | 4D-S Pty Ltd. | Systems and methods for magnetron deposition |
KR100881954B1 (en) * | 2007-11-09 | 2009-02-06 | 한국전자통신연구원 | Apparatus for reactive sputtering deposition |
KR101305114B1 (en) * | 2008-08-01 | 2013-09-05 | 샤프 가부시키가이샤 | Sputtering device |
US20140272470A1 (en) | 2013-03-15 | 2014-09-18 | Seagate Technology Llc | Energy Assisted Segregation Material |
Citations (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4080515A (en) * | 1975-06-17 | 1978-03-21 | Gtco Corporation | Successively electromagnetically scanned x-y grid conductors with a digitizing system utilizing a free cursor or stylus |
US4664935A (en) * | 1985-09-24 | 1987-05-12 | Machine Technology, Inc. | Thin film deposition apparatus and method |
US5000834A (en) * | 1989-02-17 | 1991-03-19 | Pioneer Electronic Corporation | Facing targets sputtering device |
US5086729A (en) * | 1988-06-13 | 1992-02-11 | Asahi Glass Company Ltd. | Vacuum processing apparatus and transportation system thereof |
US5122252A (en) * | 1989-06-24 | 1992-06-16 | Leybold Aktiengesellschaft | Arrangement for the coating of substrates |
US5286206A (en) * | 1993-02-19 | 1994-02-15 | Actar Airforce, Inc. | CPR manikin and disposable lung bag |
US5415754A (en) * | 1993-10-22 | 1995-05-16 | Sierra Applied Sciences, Inc. | Method and apparatus for sputtering magnetic target materials |
US5482329A (en) * | 1993-05-21 | 1996-01-09 | Mccall; Delmar L. | Pipe adaptor and installing device |
US6077406A (en) * | 1998-04-17 | 2000-06-20 | Kabushiki Kaisha Toshiba | Sputtering system |
US6204139B1 (en) * | 1998-08-25 | 2001-03-20 | University Of Houston | Method for switching the properties of perovskite materials used in thin film resistors |
US6342133B2 (en) * | 2000-03-14 | 2002-01-29 | Novellus Systems, Inc. | PVD deposition of titanium and titanium nitride layers in the same chamber without use of a collimator or a shutter |
US20020074225A1 (en) * | 2000-09-26 | 2002-06-20 | Shi Jian Zhong | Sputtering device |
US20030003675A1 (en) * | 2001-06-28 | 2003-01-02 | Hsu Sheng Teng | Shared bit line cross point memory array |
US20030003674A1 (en) * | 2001-06-28 | 2003-01-02 | Hsu Sheng Teng | Electrically programmable resistance cross point memory |
US20030001178A1 (en) * | 2001-06-28 | 2003-01-02 | Hsu Sheng Teng | Low cross-talk electrically programmable resistance cross point memory |
US6583003B1 (en) * | 2002-09-26 | 2003-06-24 | Sharp Laboratories Of America, Inc. | Method of fabricating 1T1R resistive memory array |
US6673691B2 (en) * | 2002-02-07 | 2004-01-06 | Sharp Laboratories Of America, Inc. | Method for resistance switch using short electric pulses |
US20040036109A1 (en) * | 2002-06-25 | 2004-02-26 | Sharp Kabushiki Kaisha | Memory cell and memory device |
US20040063274A1 (en) * | 2002-09-30 | 2004-04-01 | Sharp Laboratories Of America, Inc. | Method of fabricating self-aligned cross-point memory array |
US6723643B1 (en) * | 2003-03-17 | 2004-04-20 | Sharp Laboratories Of America, Inc. | Method for chemical mechanical polishing of thin films using end-point indicator structures |
US20040095805A1 (en) * | 2002-11-06 | 2004-05-20 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor storage apparatus |
US20040095689A1 (en) * | 2002-04-22 | 2004-05-20 | Sharp Laboratories Of America, Inc. | Method of making a solid state inductor |
US20040100814A1 (en) * | 2002-11-26 | 2004-05-27 | Sheng Teng Hsu | Common bit/common source line high density 1T1R R-RAM array |
US20040108528A1 (en) * | 2001-06-28 | 2004-06-10 | Sharp Laboratories Of America, Inc. | Cross-point resistor memory array and method of fabrication |
US6753561B1 (en) * | 2002-08-02 | 2004-06-22 | Unity Semiconductor Corporation | Cross point memory array using multiple thin films |
US20040121074A1 (en) * | 2002-12-20 | 2004-06-24 | Sharp Laboratories Of America, Inc. | Method for metal oxide thin film deposition via MOCVD |
US20050009286A1 (en) * | 2003-03-17 | 2005-01-13 | Sharp Laboratories Of America, Inc. | Method of fabricating nano-scale resistance cross-point memory array |
US6850455B2 (en) * | 2002-08-02 | 2005-02-01 | Unity Semiconductor Corporation | Multiplexor having a reference voltage on unselected lines |
US6849891B1 (en) * | 2003-12-08 | 2005-02-01 | Sharp Laboratories Of America, Inc. | RRAM memory cell electrodes |
US6850429B2 (en) * | 2002-08-02 | 2005-02-01 | Unity Semiconductor Corporation | Cross point memory array with memory plugs exhibiting a characteristic hysteresis |
US6849564B2 (en) * | 2003-02-27 | 2005-02-01 | Sharp Laboratories Of America, Inc. | 1R1D R-RAM array with floating p-well |
US6856536B2 (en) * | 2002-08-02 | 2005-02-15 | Unity Semiconductor Corporation | Non-volatile memory with a single transistor and resistive memory element |
US20050037520A1 (en) * | 2003-08-13 | 2005-02-17 | Sharp Laboratories Of America, Inc. | Method for obtaining reversible resistance switches on a PCMO thin film when integrated with a highly crystallized seed layer |
US6859382B2 (en) * | 2002-08-02 | 2005-02-22 | Unity Semiconductor Corporation | Memory array of a non-volatile ram |
US20050040482A1 (en) * | 2003-03-07 | 2005-02-24 | Sharp Kabushiki Kaisha | EPIR device and semiconductor devices utilizing the same |
US20050052942A1 (en) * | 2001-06-28 | 2005-03-10 | Sharp Laboratories Of America, Inc. | Trench isolated cross-point memory array |
US20050054119A1 (en) * | 2003-09-05 | 2005-03-10 | Sharp Laboratories Of America, Inc. | Buffered-layer memory cell |
US6868025B2 (en) * | 2003-03-10 | 2005-03-15 | Sharp Laboratories Of America, Inc. | Temperature compensated RRAM circuit |
US6870755B2 (en) * | 2002-08-02 | 2005-03-22 | Unity Semiconductor Corporation | Re-writable memory with non-linear memory element |
US6875651B2 (en) * | 2003-01-23 | 2005-04-05 | Sharp Laboratories Of America, Inc. | Dual-trench isolated crosspoint memory array and method for fabricating same |
US20050079727A1 (en) * | 2003-09-30 | 2005-04-14 | Sharp Laboratories Of America, Inc. | One mask PT/PCMO/PT stack etching process for RRAM applications |
US20050083757A1 (en) * | 2001-06-28 | 2005-04-21 | Sharp Laboratories Of America, Inc. | Cross-point resistor memory array |
US20050101086A1 (en) * | 2003-11-10 | 2005-05-12 | Unity Semiconductor Inc. | Conductive memory stack with non-uniform width |
US20050111263A1 (en) * | 2002-08-02 | 2005-05-26 | Unity Semiconductor Corporation | Cross point array using distinct voltages |
US6899795B1 (en) * | 2000-01-18 | 2005-05-31 | Unaxis Balzers Aktiengesellschaft | Sputter chamber as well as vacuum transport chamber and vacuum handling apparatus with such chambers |
US20050122768A1 (en) * | 2003-09-12 | 2005-06-09 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device |
US20050124112A1 (en) * | 2003-12-08 | 2005-06-09 | Sharp Laboratories Of America, Inc. | Asymmetric-area memory cell |
US20050136148A1 (en) * | 2003-12-22 | 2005-06-23 | William Martin | Concrete block configuration and method of using the same |
US20050135147A1 (en) * | 2003-12-22 | 2005-06-23 | Unity Semiconductor Corporation | Conductive memory array having page mode and burst mode write capability |
US20060003489A1 (en) * | 2004-07-01 | 2006-01-05 | Sharp Laboratories Of America, Inc. | One mask Pt/PCMO/Pt stack etching process for RRAM applications |
US20060011897A1 (en) * | 2003-05-21 | 2006-01-19 | Sharp Laboratories Of America, Inc. | Memory resistance film with controlled oxygen content |
US20060017488A1 (en) * | 2004-07-21 | 2006-01-26 | Sharp Laboratories Of America, Inc. | Mono-polarity switchable PCMO resistor trimmer |
US20060018149A1 (en) * | 2004-07-20 | 2006-01-26 | Unity Semiconductor Corporation | Two terminal memory array having reference cells |
US6992920B2 (en) * | 2003-06-17 | 2006-01-31 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device, and programming method and erasing method thereof |
US20060023495A1 (en) * | 2002-08-02 | 2006-02-02 | Unity Semiconductor Corporation | High-density NVRAM |
US20060023497A1 (en) * | 2004-07-28 | 2006-02-02 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device and read method |
US6995999B2 (en) * | 2003-06-12 | 2006-02-07 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device and control method thereof |
US20060028864A1 (en) * | 2004-07-20 | 2006-02-09 | Unity Semiconductor Corporation | Memory element having islands |
US20060035451A1 (en) * | 2003-05-20 | 2006-02-16 | Sharp Laboratories Of America, Inc. | High-density SOI cross-point memory fabricating method |
US7009909B2 (en) * | 2002-08-02 | 2006-03-07 | Unity Semiconductor Corporation | Line drivers that use minimal metal layers |
US7016094B2 (en) * | 2004-01-12 | 2006-03-21 | Sharp Laboratories Of America, Inc. | Nonvolatile solid state electro-optic modulator |
US7016222B2 (en) * | 2002-12-05 | 2006-03-21 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device |
US7020006B2 (en) * | 2002-08-02 | 2006-03-28 | Unity Semiconductor Corporation | Discharge of conductive array lines in fast memory |
US20060067104A1 (en) * | 2004-09-30 | 2006-03-30 | Sharp Laboratories Of America, Inc. | Complementary output resistive memory cell |
US20060068099A1 (en) * | 2004-09-30 | 2006-03-30 | Sharp Laboratories Of America, Inc. | Grading PrxCa1-xMnO3 thin films by metalorganic chemical vapor deposition |
US7027342B2 (en) * | 2004-06-15 | 2006-04-11 | Sharp Kabushiki Kaisha | Semiconductor memory device |
US7029982B1 (en) * | 2004-10-21 | 2006-04-18 | Sharp Laboratories Of America, Inc. | Method of affecting RRAM characteristics by doping PCMO thin films |
US20060083055A1 (en) * | 2002-08-02 | 2006-04-20 | Unity Semiconductor Corporation | Providing a reference voltage to a cross point memory array |
US7038935B2 (en) * | 2002-08-02 | 2006-05-02 | Unity Semiconductor Corporation | 2-terminal trapped charge memory device with voltage switchable multi-level resistance |
US7042035B2 (en) * | 2002-08-02 | 2006-05-09 | Unity Semiconductor Corporation | Memory array with high temperature wiring |
US20060099813A1 (en) * | 2004-10-21 | 2006-05-11 | Sharp Laboratories Of America, Inc. | Chemical mechanical polish of PCMO thin films for RRAM applications |
US7045840B2 (en) * | 2003-12-04 | 2006-05-16 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device comprising a variable resistive element containing a perovskite-type crystal structure |
US20060102943A1 (en) * | 2004-11-17 | 2006-05-18 | Sharp Kabushiki Kaisha | Structure and manufacturing method of semiconductor memory device |
US7054183B2 (en) * | 2002-10-31 | 2006-05-30 | Unity Semiconductor Corporation | Adaptive programming technique for a re-writable conductive memory device |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4010710A (en) * | 1974-09-20 | 1977-03-08 | Rockwell International Corporation | Apparatus for coating substrates |
US4260582A (en) * | 1979-07-18 | 1981-04-07 | The Charles Stark Draper Laboratory, Inc. | Differential expansion volume compaction |
JPS57100627A (en) * | 1980-12-12 | 1982-06-22 | Teijin Ltd | Manufacture of vertical magnetic recording medium |
US4374717A (en) * | 1981-11-05 | 1983-02-22 | General Motors Corporation | Plasma polymerized interfacial coatings for improved adhesion of sputtered bright metal on plastic |
US4894133A (en) * | 1985-11-12 | 1990-01-16 | Virgle L. Hedgcoth | Method and apparatus making magnetic recording disk |
US5082747A (en) * | 1985-11-12 | 1992-01-21 | Hedgcoth Virgle L | Magnetic recording disk and sputtering process and apparatus for producing same |
JP2643149B2 (en) * | 1987-06-03 | 1997-08-20 | 株式会社ブリヂストン | Surface treatment method |
US5186718A (en) * | 1989-05-19 | 1993-02-16 | Applied Materials, Inc. | Staged-vacuum wafer processing system and method |
US5317006A (en) * | 1989-06-15 | 1994-05-31 | Microelectronics And Computer Technology Corporation | Cylindrical magnetron sputtering system |
JPH04218905A (en) * | 1990-03-23 | 1992-08-10 | Unitika Ltd | Thin film like magnetic material and its manufacture |
US5286296A (en) * | 1991-01-10 | 1994-02-15 | Sony Corporation | Multi-chamber wafer process equipment having plural, physically communicating transfer means |
US5334302A (en) * | 1991-11-15 | 1994-08-02 | Tokyo Electron Limited | Magnetron sputtering apparatus and sputtering gun for use in the same |
JPH07335553A (en) * | 1994-06-08 | 1995-12-22 | Tel Varian Ltd | Treatment device and method |
US5514618A (en) * | 1995-02-23 | 1996-05-07 | Litel Instruments | Process for manufacture of flat panel liquid crystal display using direct laser etch |
US5660114A (en) * | 1995-05-10 | 1997-08-26 | Seagate Technology, Inc. | Transport system for thin film sputtering system |
JP3403550B2 (en) * | 1995-06-29 | 2003-05-06 | 松下電器産業株式会社 | Sputtering apparatus and sputtering method |
EP0971380A4 (en) * | 1997-03-28 | 2000-06-28 | Migaku Takahashi | Method for manufacturing magnetoresistance element |
US6231732B1 (en) * | 1997-08-26 | 2001-05-15 | Scivac | Cylindrical carriage sputtering system |
CN1234720C (en) * | 1997-11-10 | 2006-01-04 | 综合医院公司 | Detection systems for registering protein interactions and functional relationships |
US6309516B1 (en) * | 1999-05-07 | 2001-10-30 | Seagate Technology Llc | Method and apparatus for metal allot sputtering |
US6676810B2 (en) * | 2000-01-12 | 2004-01-13 | D2 In-Line Solutions, Llc | Method of coating insulative substrates |
JP3505459B2 (en) * | 2000-02-10 | 2004-03-08 | 豊明 平田 | Millertron sputtering equipment |
EP1304717A4 (en) * | 2000-07-27 | 2009-12-09 | Ebara Corp | Sheet beam test apparatus |
JP2002057203A (en) * | 2000-08-14 | 2002-02-22 | Anelva Corp | Substrate processing device |
JP4097893B2 (en) * | 2000-12-05 | 2008-06-11 | 株式会社エフ・ティ・エスコーポレーション | Opposing target sputtering method and conductive film forming method |
US6689253B1 (en) * | 2001-06-15 | 2004-02-10 | Seagate Technology Llc | Facing target assembly and sputter deposition apparatus |
JP2003018073A (en) * | 2001-06-29 | 2003-01-17 | Ntt Docomo Inc | Operation control method for mobile base station in mobile communication system, and the mobile base station |
JP4563629B2 (en) * | 2001-11-19 | 2010-10-13 | 株式会社エフ・ティ・エスコーポレーション | Opposite target type sputtering system |
US20040007325A1 (en) * | 2002-06-11 | 2004-01-15 | Applied Materials, Inc. | Integrated equipment set for forming a low K dielectric interconnect on a substrate |
US6837975B2 (en) * | 2002-08-01 | 2005-01-04 | Applied Materials, Inc. | Asymmetric rotating sidewall magnet ring for magnetron sputtering |
US6730196B2 (en) * | 2002-08-01 | 2004-05-04 | Applied Materials, Inc. | Auxiliary electromagnets in a magnetron sputter reactor |
JP4066044B2 (en) * | 2002-11-08 | 2008-03-26 | 信行 高橋 | Film forming method and sputtering apparatus |
US7133420B2 (en) * | 2002-11-15 | 2006-11-07 | Tekelec | Methods and systems for triggerless screening of wireless message service messages for delivery with differential quality of service |
JP4493926B2 (en) * | 2003-04-25 | 2010-06-30 | 株式会社半導体エネルギー研究所 | Manufacturing equipment |
US20050056535A1 (en) * | 2003-09-15 | 2005-03-17 | Makoto Nagashima | Apparatus for low temperature semiconductor fabrication |
US7095644B2 (en) * | 2003-12-22 | 2006-08-22 | Unity Semiconductor Corporation | Conductive memory array having page mode and burst mode read capability |
JP4365737B2 (en) * | 2004-06-30 | 2009-11-18 | シャープ株式会社 | Method of driving variable resistance element and storage device |
US20070048990A1 (en) * | 2005-08-30 | 2007-03-01 | Sharp Laboratories Of America, Inc. | Method of buffer layer formation for RRAM thin film deposition |
-
2003
- 2003-09-15 US US10/662,862 patent/US6962648B2/en not_active Expired - Lifetime
-
2004
- 2004-09-10 JP JP2006526970A patent/JP2008542525A/en active Pending
- 2004-09-10 KR KR1020067005322A patent/KR101127259B1/en not_active IP Right Cessation
- 2004-09-10 WO PCT/US2004/029990 patent/WO2005028700A1/en not_active Application Discontinuation
- 2004-09-10 EP EP04788739A patent/EP1670968A4/en not_active Withdrawn
-
2005
- 2005-04-13 US US11/105,000 patent/US20050183945A1/en not_active Abandoned
- 2005-06-19 US US11/157,109 patent/US20050258027A1/en not_active Abandoned
-
2006
- 2006-09-14 US US11/522,080 patent/US20070119705A1/en not_active Abandoned
- 2006-09-14 US US11/522,087 patent/US20070007124A1/en not_active Abandoned
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4080515A (en) * | 1975-06-17 | 1978-03-21 | Gtco Corporation | Successively electromagnetically scanned x-y grid conductors with a digitizing system utilizing a free cursor or stylus |
US4664935A (en) * | 1985-09-24 | 1987-05-12 | Machine Technology, Inc. | Thin film deposition apparatus and method |
US5086729A (en) * | 1988-06-13 | 1992-02-11 | Asahi Glass Company Ltd. | Vacuum processing apparatus and transportation system thereof |
US5000834A (en) * | 1989-02-17 | 1991-03-19 | Pioneer Electronic Corporation | Facing targets sputtering device |
US5122252A (en) * | 1989-06-24 | 1992-06-16 | Leybold Aktiengesellschaft | Arrangement for the coating of substrates |
US5286206A (en) * | 1993-02-19 | 1994-02-15 | Actar Airforce, Inc. | CPR manikin and disposable lung bag |
US5482329A (en) * | 1993-05-21 | 1996-01-09 | Mccall; Delmar L. | Pipe adaptor and installing device |
US5415754A (en) * | 1993-10-22 | 1995-05-16 | Sierra Applied Sciences, Inc. | Method and apparatus for sputtering magnetic target materials |
US6077406A (en) * | 1998-04-17 | 2000-06-20 | Kabushiki Kaisha Toshiba | Sputtering system |
US6204139B1 (en) * | 1998-08-25 | 2001-03-20 | University Of Houston | Method for switching the properties of perovskite materials used in thin film resistors |
US6899795B1 (en) * | 2000-01-18 | 2005-05-31 | Unaxis Balzers Aktiengesellschaft | Sputter chamber as well as vacuum transport chamber and vacuum handling apparatus with such chambers |
US6342133B2 (en) * | 2000-03-14 | 2002-01-29 | Novellus Systems, Inc. | PVD deposition of titanium and titanium nitride layers in the same chamber without use of a collimator or a shutter |
US20020074225A1 (en) * | 2000-09-26 | 2002-06-20 | Shi Jian Zhong | Sputtering device |
US6858905B2 (en) * | 2001-06-28 | 2005-02-22 | Sharp Laboratories Of America, Inc. | Methods of manufacturing low cross-talk electrically programmable resistance cross point memory structures |
US20050054138A1 (en) * | 2001-06-28 | 2005-03-10 | Sharp Laboratories Of America, Inc. | Method of fabricating trench isolated cross-point memory array |
US6531371B2 (en) * | 2001-06-28 | 2003-03-11 | Sharp Laboratories Of America, Inc. | Electrically programmable resistance cross point memory |
US6569745B2 (en) * | 2001-06-28 | 2003-05-27 | Sharp Laboratories Of America, Inc. | Shared bit line cross point memory array |
US20050083757A1 (en) * | 2001-06-28 | 2005-04-21 | Sharp Laboratories Of America, Inc. | Cross-point resistor memory array |
US20030001178A1 (en) * | 2001-06-28 | 2003-01-02 | Hsu Sheng Teng | Low cross-talk electrically programmable resistance cross point memory |
US6693821B2 (en) * | 2001-06-28 | 2004-02-17 | Sharp Laboratories Of America, Inc. | Low cross-talk electrically programmable resistance cross point memory |
US20060094187A1 (en) * | 2001-06-28 | 2006-05-04 | Sharp Laboratories Of America, Inc. | Method of changing an electrically programmable resistance cross point memory bit |
US20030003674A1 (en) * | 2001-06-28 | 2003-01-02 | Hsu Sheng Teng | Electrically programmable resistance cross point memory |
US6861687B2 (en) * | 2001-06-28 | 2005-03-01 | Sharp Laboratories Of America, Inc. | Electrically programmable resistance cross point memory structure |
US20040108528A1 (en) * | 2001-06-28 | 2004-06-10 | Sharp Laboratories Of America, Inc. | Cross-point resistor memory array and method of fabrication |
US20030003675A1 (en) * | 2001-06-28 | 2003-01-02 | Hsu Sheng Teng | Shared bit line cross point memory array |
US20050052942A1 (en) * | 2001-06-28 | 2005-03-10 | Sharp Laboratories Of America, Inc. | Trench isolated cross-point memory array |
US6673691B2 (en) * | 2002-02-07 | 2004-01-06 | Sharp Laboratories Of America, Inc. | Method for resistance switch using short electric pulses |
US20040095689A1 (en) * | 2002-04-22 | 2004-05-20 | Sharp Laboratories Of America, Inc. | Method of making a solid state inductor |
US6876521B2 (en) * | 2002-04-22 | 2005-04-05 | Sharp Laboratories Of America, Inc. | Method of making a solid state inductor |
US6998698B2 (en) * | 2002-06-25 | 2006-02-14 | Sharp Kabushiki Kaisha | Memory cell with a perovskite structure varistor |
US20040036109A1 (en) * | 2002-06-25 | 2004-02-26 | Sharp Kabushiki Kaisha | Memory cell and memory device |
US7042035B2 (en) * | 2002-08-02 | 2006-05-09 | Unity Semiconductor Corporation | Memory array with high temperature wiring |
US6753561B1 (en) * | 2002-08-02 | 2004-06-22 | Unity Semiconductor Corporation | Cross point memory array using multiple thin films |
US6850455B2 (en) * | 2002-08-02 | 2005-02-01 | Unity Semiconductor Corporation | Multiplexor having a reference voltage on unselected lines |
US20060083055A1 (en) * | 2002-08-02 | 2006-04-20 | Unity Semiconductor Corporation | Providing a reference voltage to a cross point memory array |
US6850429B2 (en) * | 2002-08-02 | 2005-02-01 | Unity Semiconductor Corporation | Cross point memory array with memory plugs exhibiting a characteristic hysteresis |
US7020006B2 (en) * | 2002-08-02 | 2006-03-28 | Unity Semiconductor Corporation | Discharge of conductive array lines in fast memory |
US6856536B2 (en) * | 2002-08-02 | 2005-02-15 | Unity Semiconductor Corporation | Non-volatile memory with a single transistor and resistive memory element |
US7020012B2 (en) * | 2002-08-02 | 2006-03-28 | Unity Semiconductor Corporation | Cross point array using distinct voltages |
US6859382B2 (en) * | 2002-08-02 | 2005-02-22 | Unity Semiconductor Corporation | Memory array of a non-volatile ram |
US6992922B2 (en) * | 2002-08-02 | 2006-01-31 | Unity Semiconductor Corporation | Cross point memory array exhibiting a characteristic hysteresis |
US7009909B2 (en) * | 2002-08-02 | 2006-03-07 | Unity Semiconductor Corporation | Line drivers that use minimal metal layers |
US7038935B2 (en) * | 2002-08-02 | 2006-05-02 | Unity Semiconductor Corporation | 2-terminal trapped charge memory device with voltage switchable multi-level resistance |
US6870755B2 (en) * | 2002-08-02 | 2005-03-22 | Unity Semiconductor Corporation | Re-writable memory with non-linear memory element |
US20050111263A1 (en) * | 2002-08-02 | 2005-05-26 | Unity Semiconductor Corporation | Cross point array using distinct voltages |
US20060023495A1 (en) * | 2002-08-02 | 2006-02-02 | Unity Semiconductor Corporation | High-density NVRAM |
US20040061180A1 (en) * | 2002-09-26 | 2004-04-01 | Sharp Laboratories Of America, Inc. | 1T1R resistive memory |
US6841833B2 (en) * | 2002-09-26 | 2005-01-11 | Sharp Laboratories Of America, Inc. | 1T1R resistive memory |
US6583003B1 (en) * | 2002-09-26 | 2003-06-24 | Sharp Laboratories Of America, Inc. | Method of fabricating 1T1R resistive memory array |
US6746910B2 (en) * | 2002-09-30 | 2004-06-08 | Sharp Laboratories Of America, Inc. | Method of fabricating self-aligned cross-point memory array |
US20040063274A1 (en) * | 2002-09-30 | 2004-04-01 | Sharp Laboratories Of America, Inc. | Method of fabricating self-aligned cross-point memory array |
US7054183B2 (en) * | 2002-10-31 | 2006-05-30 | Unity Semiconductor Corporation | Adaptive programming technique for a re-writable conductive memory device |
US20040095805A1 (en) * | 2002-11-06 | 2004-05-20 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor storage apparatus |
US6985376B2 (en) * | 2002-11-06 | 2006-01-10 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor storage apparatus having reduced variance in resistance values of each of the storage states |
US20040100814A1 (en) * | 2002-11-26 | 2004-05-27 | Sheng Teng Hsu | Common bit/common source line high density 1T1R R-RAM array |
US7016222B2 (en) * | 2002-12-05 | 2006-03-21 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device |
US20040121074A1 (en) * | 2002-12-20 | 2004-06-24 | Sharp Laboratories Of America, Inc. | Method for metal oxide thin film deposition via MOCVD |
US6887523B2 (en) * | 2002-12-20 | 2005-05-03 | Sharp Laboratories Of America, Inc. | Method for metal oxide thin film deposition via MOCVD |
US7042066B2 (en) * | 2003-01-23 | 2006-05-09 | Sharp Laboratories Of America, Inc. | Dual-trench isolated crosspoint memory array |
US6875651B2 (en) * | 2003-01-23 | 2005-04-05 | Sharp Laboratories Of America, Inc. | Dual-trench isolated crosspoint memory array and method for fabricating same |
US20050136602A1 (en) * | 2003-01-23 | 2005-06-23 | Sharp Laboratories Of America, Inc. | Dual-trench isolated crosspoint memory array |
US6849564B2 (en) * | 2003-02-27 | 2005-02-01 | Sharp Laboratories Of America, Inc. | 1R1D R-RAM array with floating p-well |
US7027322B2 (en) * | 2003-03-07 | 2006-04-11 | Sharp Kabushiki Kaisha | EPIR device and semiconductor devices utilizing the same |
US20050040482A1 (en) * | 2003-03-07 | 2005-02-24 | Sharp Kabushiki Kaisha | EPIR device and semiconductor devices utilizing the same |
US20050127403A1 (en) * | 2003-03-10 | 2005-06-16 | Sharp Laboratories Of America, Inc. | RRAM circuit with temperature compensation |
US6868025B2 (en) * | 2003-03-10 | 2005-03-15 | Sharp Laboratories Of America, Inc. | Temperature compensated RRAM circuit |
US20050009286A1 (en) * | 2003-03-17 | 2005-01-13 | Sharp Laboratories Of America, Inc. | Method of fabricating nano-scale resistance cross-point memory array |
US6723643B1 (en) * | 2003-03-17 | 2004-04-20 | Sharp Laboratories Of America, Inc. | Method for chemical mechanical polishing of thin films using end-point indicator structures |
US20060035451A1 (en) * | 2003-05-20 | 2006-02-16 | Sharp Laboratories Of America, Inc. | High-density SOI cross-point memory fabricating method |
US7001846B2 (en) * | 2003-05-20 | 2006-02-21 | Sharp Laboratories Of America, Inc. | High-density SOI cross-point memory array and method for fabricating same |
US20060011897A1 (en) * | 2003-05-21 | 2006-01-19 | Sharp Laboratories Of America, Inc. | Memory resistance film with controlled oxygen content |
US6995999B2 (en) * | 2003-06-12 | 2006-02-07 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device and control method thereof |
US6992920B2 (en) * | 2003-06-17 | 2006-01-31 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device, and programming method and erasing method thereof |
US20050037520A1 (en) * | 2003-08-13 | 2005-02-17 | Sharp Laboratories Of America, Inc. | Method for obtaining reversible resistance switches on a PCMO thin film when integrated with a highly crystallized seed layer |
US7029924B2 (en) * | 2003-09-05 | 2006-04-18 | Sharp Laboratories Of America, Inc. | Buffered-layer memory cell |
US20050054119A1 (en) * | 2003-09-05 | 2005-03-10 | Sharp Laboratories Of America, Inc. | Buffered-layer memory cell |
US20050122768A1 (en) * | 2003-09-12 | 2005-06-09 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device |
US20050079727A1 (en) * | 2003-09-30 | 2005-04-14 | Sharp Laboratories Of America, Inc. | One mask PT/PCMO/PT stack etching process for RRAM applications |
US7009235B2 (en) * | 2003-11-10 | 2006-03-07 | Unity Semiconductor Corporation | Conductive memory stack with non-uniform width |
US20050101086A1 (en) * | 2003-11-10 | 2005-05-12 | Unity Semiconductor Inc. | Conductive memory stack with non-uniform width |
US7045840B2 (en) * | 2003-12-04 | 2006-05-16 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device comprising a variable resistive element containing a perovskite-type crystal structure |
US20050124112A1 (en) * | 2003-12-08 | 2005-06-09 | Sharp Laboratories Of America, Inc. | Asymmetric-area memory cell |
US6849891B1 (en) * | 2003-12-08 | 2005-02-01 | Sharp Laboratories Of America, Inc. | RRAM memory cell electrodes |
US20050136148A1 (en) * | 2003-12-22 | 2005-06-23 | William Martin | Concrete block configuration and method of using the same |
US20050135147A1 (en) * | 2003-12-22 | 2005-06-23 | Unity Semiconductor Corporation | Conductive memory array having page mode and burst mode write capability |
US7016094B2 (en) * | 2004-01-12 | 2006-03-21 | Sharp Laboratories Of America, Inc. | Nonvolatile solid state electro-optic modulator |
US20060099724A1 (en) * | 2004-01-12 | 2006-05-11 | Sharp Laboratories Of America, Inc. | Memory cell with buffered layer |
US7027342B2 (en) * | 2004-06-15 | 2006-04-11 | Sharp Kabushiki Kaisha | Semiconductor memory device |
US20060003489A1 (en) * | 2004-07-01 | 2006-01-05 | Sharp Laboratories Of America, Inc. | One mask Pt/PCMO/Pt stack etching process for RRAM applications |
US20060018149A1 (en) * | 2004-07-20 | 2006-01-26 | Unity Semiconductor Corporation | Two terminal memory array having reference cells |
US20060028864A1 (en) * | 2004-07-20 | 2006-02-09 | Unity Semiconductor Corporation | Memory element having islands |
US20060017488A1 (en) * | 2004-07-21 | 2006-01-26 | Sharp Laboratories Of America, Inc. | Mono-polarity switchable PCMO resistor trimmer |
US20060023497A1 (en) * | 2004-07-28 | 2006-02-02 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device and read method |
US20060067104A1 (en) * | 2004-09-30 | 2006-03-30 | Sharp Laboratories Of America, Inc. | Complementary output resistive memory cell |
US20060068099A1 (en) * | 2004-09-30 | 2006-03-30 | Sharp Laboratories Of America, Inc. | Grading PrxCa1-xMnO3 thin films by metalorganic chemical vapor deposition |
US7029982B1 (en) * | 2004-10-21 | 2006-04-18 | Sharp Laboratories Of America, Inc. | Method of affecting RRAM characteristics by doping PCMO thin films |
US20060099813A1 (en) * | 2004-10-21 | 2006-05-11 | Sharp Laboratories Of America, Inc. | Chemical mechanical polish of PCMO thin films for RRAM applications |
US20060088974A1 (en) * | 2004-10-21 | 2006-04-27 | Sharp Laboratories Of America, Inc. | Method of affecting rram characteristics by doping pcmo thin films |
US20060102943A1 (en) * | 2004-11-17 | 2006-05-18 | Sharp Kabushiki Kaisha | Structure and manufacturing method of semiconductor memory device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10879313B2 (en) | 2019-05-13 | 2020-12-29 | Sandisk Technologies Llc | Three-dimensional cross-point memory device containing inter-level connection structures and method of making the same |
US10991761B2 (en) | 2019-05-13 | 2021-04-27 | Sandisk Technologies Llc | Three-dimensional cross-point memory device containing inter-level connection structures and method of making the same |
Also Published As
Publication number | Publication date |
---|---|
JP2008542525A (en) | 2008-11-27 |
KR101127259B1 (en) | 2012-03-29 |
EP1670968A1 (en) | 2006-06-21 |
US20050183945A1 (en) | 2005-08-25 |
US6962648B2 (en) | 2005-11-08 |
EP1670968A4 (en) | 2007-04-18 |
US20070007124A1 (en) | 2007-01-11 |
KR20060089207A (en) | 2006-08-08 |
US20050056534A1 (en) | 2005-03-17 |
US20070119705A1 (en) | 2007-05-31 |
WO2005028700A1 (en) | 2005-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050258027A1 (en) | Back-biased face target sputtering based programmable logic device | |
KR101182072B1 (en) | Apparatus for low temperature semiconductor fabrication | |
US20170244025A1 (en) | Systems and methods for fabricating self-aligned resistive/magnetic memory cell | |
US20110005920A1 (en) | Low Temperature Deposition of Amorphous Thin Films | |
US6709958B2 (en) | Integrated circuit device and fabrication using metal-doped chalcogenide materials | |
KR101332274B1 (en) | Sputtering apparatus and sputtering method | |
JP5834944B2 (en) | Magnetron sputtering apparatus and film forming method | |
US20070084717A1 (en) | Back-biased face target sputtering based high density non-volatile caching data storage | |
US8038850B2 (en) | Sputter deposition method for forming integrated circuit | |
US20070131538A1 (en) | Systems and methods for back-biased face target sputtering | |
US20070084716A1 (en) | Back-biased face target sputtering based high density non-volatile data storage | |
US20060249370A1 (en) | Back-biased face target sputtering based liquid crystal display device | |
US20080011603A1 (en) | Ultra high vacuum deposition of PCMO material | |
WO2007032780A2 (en) | Back-biased face target sputtering based memory device and programmable logic device | |
US20060081466A1 (en) | High uniformity 1-D multiple magnet magnetron source | |
KR100963413B1 (en) | Magnetron sputtering apparatus | |
JP7369411B1 (en) | Sputtering deposition source and deposition equipment | |
Musil | Basic properties of low-pressure plasma | |
JPH05179442A (en) | Magnetron sputtering target | |
Serikov et al. | Monte Carlo simulation of sputter-deposition and etching in plasma processing rarefied flows | |
JPH1095693A (en) | Formation of crystalline thin layer | |
JPH10226879A (en) | Sputtering device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: 4D-S PTY LTD., AUSTRALIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBAL SILICON NET CO., LTD.;NAGASHIMA, MAKOTO MARK, MR.;REEL/FRAME:020979/0417 Effective date: 20080516 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |