US20050263890A1 - Methods of forming metal-nitride layers in contact holes and layers so formed - Google Patents

Methods of forming metal-nitride layers in contact holes and layers so formed Download PDF

Info

Publication number
US20050263890A1
US20050263890A1 US11/084,576 US8457605A US2005263890A1 US 20050263890 A1 US20050263890 A1 US 20050263890A1 US 8457605 A US8457605 A US 8457605A US 2005263890 A1 US2005263890 A1 US 2005263890A1
Authority
US
United States
Prior art keywords
metal
layer
forming
recess
sputtering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/084,576
Other versions
US7541282B2 (en
Inventor
Sung-ho Han
Rak-Hwan Kim
Kyung-In Choi
Sang-Woo Lee
Gil-heyun Choi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOI, GIL-HEYUN, CHOI, KYUNG-IN, HAN, SUNG-HO, KIM, RAK-HWAN, LEE, SANG-WOO
Priority to DE200510023670 priority Critical patent/DE102005023670B4/en
Priority to JP2005153081A priority patent/JP2005340830A/en
Publication of US20050263890A1 publication Critical patent/US20050263890A1/en
Application granted granted Critical
Publication of US7541282B2 publication Critical patent/US7541282B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76846Layer combinations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/2855Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by physical means, e.g. sputtering, evaporation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76871Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76876Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for deposition from the gas phase, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/10Applying interconnections to be used for carrying current between separate components within a device
    • H01L2221/1068Formation and after-treatment of conductors
    • H01L2221/1073Barrier, adhesion or liner layers
    • H01L2221/1084Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L2221/1089Stacks of seed layers

Definitions

  • the invention relates to the methods for forming semi-conductor integrated circuits, and more particularly to methods of forming metal wiring layers in semi-conductor integrated circuits and layers so formed.
  • sputtering sometimes referred to as a physical vapor deposition
  • sputtering is sometimes used to form relatively thin metal diffusion barrier layers and/or anti-reflective layers to cap semi-conductor structures.
  • FIG. 1 A schematic illustration of a conventional sputtering apparatus 100 is shown in FIG. 1 .
  • the sputtering apparatus 100 represents what is commonly referred to as a Hollow Cathode Magnetron (HCM) sputtering apparatus.
  • HCM Hollow Cathode Magnetron
  • the HCM sputtering apparatus 100 includes a “cupped” target 102 surrounded by electromagnetic coils 106 A- 106 H. Shields 114 extend from the cupped target 102 to a surface 112 holding a substrate 110 on which relatively thin metal layers can be deposited by the sputtering process.
  • the HCM sputtering apparatus 100 is sometimes referred to as “hollow” due to the definition of an inner region 116 by the “cupped” shape of the target 102 .
  • a vacuum is established in the inner region 116 between the cupped target 102 and the substrate 110 .
  • Argon gas is admitted to the region 116 , which is ionized by a magnetic and electric field provided thereto.
  • the ionized Argon gas is accelerated toward the cupped target 102 , which causes a portion of the material that makes up the cupped target 102 to be ejected outwardly.
  • the ejected portion of the target is directed toward the substrate 110 by fields (electric/magnetic) generated by the electromagnetic coils 106 A-H. Accordingly, the material ejected from the cupped target 102 is deposited on the substrate 110 .
  • Conventional HCM sputtering apparatuses are further discussed, for example, in U.S. Pat. No. 6,589,398, to Lu et al. entitled Pasting Method for Eliminating Flaking During Nitrite Sputtering, the contents of which are incorporated herein by reference in its entirety.
  • Titanium Nitride (TiN) layers on substrates using a cupped Titanium (Ti) target using Argon (Ar) and Nitrogen (N 2 ) in the inner region 116 .
  • An applied magnetic/electric field is used to accelerate the Argon (Ar) toward the Titanium target 102 thereby causing a portion of the Titanium target to be ejected and accelerated toward the substrate 110 .
  • the ejected Titanium combines with the N 2 to form a TiN material that is deposited on the substrate 110 . It is known to deposit such TiN materials at the bottom of contact holes in the substrate 110 to form, for example, TiN barrier layers to reduce the diffusion of conductive materials (subsequently formed in the contact holes).
  • the conventional HCM sputtering apparatus 100 it is known to operate the conventional HCM sputtering apparatus 100 to form TiN layers in one of two modes: Metallic TiN mode or poisoned TiN mode.
  • Metallic TiN mode the amount of Ti generally exceeds the amount of N 2 in the TiN layer using Ar flow rate that is much greater than the flow rate of N 2 .
  • sputter Ti using the conventional HCM sputtering apparatus 100 using flow rates of about Ar 135 sccm and N 2 28 sccm.
  • the amount of Ti in the TiN is about equal to the amount of N 2 and the Ar flow rate is less than the N 2 flow rate.
  • the poisoned TiN mode sputtering may exhibit superior diffusion barrier layer properties compared to Metallic TiN mode sputtering.
  • FIGS. 2-4 illustrate some common problems associated with contact holes formed in substrates of relatively high density integrated circuits.
  • High density contact holes can have relatively high aspect ratios such that the depth of the contact hole is relatively deep compared to the width of the contact hole. It is known that it can be difficult to completely form conductive materials in high aspect ratio contact holes.
  • FIG. 2 illustrates an insulating layer 205 on a substrate 200 having an impurity doped region 203 formed therein that is exposed by the contact hole.
  • a diffusion barrier layer 207 (such as a TiN diffusion barrier layer) is formed in the contact hole and on the exposed surface of the impurity doped region 203 .
  • a conductive layer 209 is formed on the diffusion barrier layer 207 including in the contact hole.
  • a void 211 may be formed in the contact hole because of the formation of an overhanging portion 215 that may block further deposition of the conductive layer 209 in the contact hole.
  • the formation of metal layers in contact holes is also discussed, for example, in U.S. Pat. No.
  • FIG. 3 shows another type of defect that can result during deposition of conductive layers in high aspect ratio contact holes using HCM sputtering.
  • a conductive layer 309 may be formed completely over the contact hole in an insulating layer 305 on an exposed impurity region 303 of a substrate 300 , thereby forming the void 311 .
  • the types of defects shown in FIGS. 2 and 3 are variations of the same type of problem that can occur using conventional HCM sputtering.
  • FIG. 4 illustrates a contact hole 402 formed in a dielectric layer 405 on a substrate 400 that exposes a doped impurity region 403 therein.
  • the contact hole 402 is formed in what was initially a stepped region 416 having a wider opening than the subsequently formed contact hole 402 .
  • the formation of the stepped region 416 may sometimes be formed as a measure to alleviate the problems shown above in FIGS. 2 and 3 .
  • use of the stepped region 416 can lead to a “shadowing” effect that can produce an overhang portion 415 in the contact hole 402 which can lead to the formation of a void in the conductive layer in the contact hole.
  • a sidewall portion of the contact hole 402 may be left exposed such that no portion of the conductive layer 409 is deposited thereon due to the overhanging portion 415 .
  • Embodiments according to the invention can provide methods of forming metal-nitride layers in contact holes and layers so formed.
  • a method of forming a metal layer in an integrated circuit can include forming a metal-nitride layer in a recess including a first concentration of nitrogen in the metal-nitride layer at a bottom of the recess that is less than a second concentration of nitrogen in the metal-nitride layer proximate an opening of the recess.
  • a metal layer is formed on the metal-nitride layer including in the recess.
  • the metal-nitride layer is W, Ti, and/or Ta. In some embodiments according to the invention, forming a metal-nitride layer includes sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds. In some embodiments according to the invention, forming a metal-nitride layer includes sputtering a titanium target using a Hollow Cathode Magnetron in metallic mode for a time interval of about 4.0 seconds to about 6.0 seconds.
  • forming a metal-nitride layer includes forming the metal-nitride layer with a tapered thickness including a first thickness at the bottom that is about 10 percent or less than and a second thickness proximate the opening. In some embodiments according to the invention, forming the metal-nitride layer with a tapered thickness includes forming the metal-nitride layer to provide the second thickness of about 50 Angstroms or less and the first thickness of about 5.0 Angstroms or less.
  • forming a metal-nitride layer includes forming the metal-nitride layer with a tapered thickness including a first thickness at the bottom and a second thickness that is greater than the first thickness proximate the opening.
  • the tapered thickness of the metal-nitride layer has a gradually reducing thickness as the metal-nitride layer extends from the bottom toward the opening.
  • forming a metal-nitride layer includes forming a Ti-rich TiN layer in the recess using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering. In some embodiments according to the invention, forming a Ti-rich TiN layer in the recess using metallic mode further includes introducing Ar and N 2 during the HCM sputtering at different flow rates.
  • HCM Hollow-Cathode-Magnetron
  • forming a Ti-rich TiN layer in the recess using metallic mode further includes introducing Ar gas at a flow rate that is greater than a flow rate of N 2 gas during sputtering.
  • introducing Ar gas at a flow rate that is greater than a flow rate of N 2 gas during sputtering includes introducing Ar at a rate of about 135 sccm and introducing N 2 at about 28 sccm.
  • forming a Ti-rich TiN layer in the recess using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering further includes maintaining a cathode associated with a Ti target at a power of about 20 Kilowatts to about 40 Kilowatts.
  • forming a metal-nitride layer further includes maintaining a temperature of about 250° C. and about 350° C. in an HCM inner region.
  • forming a metal layer includes forming a CVD-Al layer without a vacuum break relative to forming the metal-nitride layer. In some embodiments according to the invention, forming a metal layer includes forming a CVD-Al layer at a temperature of about 120° C. to about 130° C. and at a pressure of about 5.0 torr to about 10.0 torr and Ar gas provided at a flow rate of about 300 sccm to about 500 sccm.
  • forming a metal-nitride layer includes sputtering a Ti target onto a substrate including the recess using a greater flow of Ar compared to N 2 for a time interval between about 4 and 10 seconds. Sputtering the Ti target is ceased after the time interval elapses.
  • a method of forming a metal layer in an integrated circuit includes forming a TiN wetting layer in a recess of a substrate including a first concentration of N2 in the wetting layer at a bottom of the recess that is less than a second concentration of N2 in the wetting layer proximate an opening of the recess.
  • a metal layer is formed on the TiN wetting layer using Chemical Vapor Deposition.
  • forming a TiN wetting layer includes sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds. In some embodiments according to the invention, sputtering the target is ceased after the time interval.
  • forming a Ti wetting layer includes introducing Ar and N 2 gas at different flow rates during metallic mode HCM sputtering. In some embodiments according to the invention, forming a TiN wetting layer further includes introducing Ar gas at a flow rate that is greater than a flow rate of N 2 gas.
  • introducing Ar gas at a flow rate that is greater than a flow rate of N 2 gas during sputtering includes introducing Ar at a rate of about 135 sccm and introducing N 2 at about 28 sccm.
  • forming a TiN wetting layer further includes maintaining a cathode associated with a Ti target at a power of about 20 Kilowatts to about 40 Kilowatts.
  • forming a metal layer includes forming a CVD-Al layer at a temperature of about 120° C. to about 130° C. and at a pressure of about 5.0 torr to about 10.0 torr and Ar gas provided at a flow rate of about 300 sccm to about 500 sccm.
  • a method of forming a metal layer in an integrated circuit includes forming a metal-nitride layer in a recess in a substrate.
  • a metal target is sputtered onto the substrate in an Ar/N 2 environment including a relatively high concentration of Ar compared to N 2 to form a metal-rich metal-nitride layer in the recess having a first concentration of N at a bottom that is less than a second concentration of N 2 at an opening of the recess.
  • a metal layer is deposited in the recess on the metal-rich metal-nitride layer using Chemical Vapor Deposition without vacuum break relative to the sputtering.
  • sputtering includes sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds. Sputtering the target is ceased after the time interval.
  • sputtering further includes introducing the Ar at a flow rate that is greater than a flow rate of N 2 during sputtering.
  • introducing further includes introducing the Ar at a rate of about 135 sccm and introducing the N 2 at about 28 sccm.
  • sputtering includes sputtering the metal target using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering maintaining a cathode associated with target at a power of about 20 Kilowatts to about 40 Kilowatts. In some embodiments according to the invention, sputtering further includes maintaining a temperature of about 250° C. and about 350° C. in an HCM inner region. In some embodiments according to the invention, sputtering further includes depositing the metal layer in different portions of the recess at different rates.
  • HCM Hollow-Cathode-Magnetron
  • depositing further includes depositing the metal layer at the different rates indirectly proportional to a thickness of the metal-rich metal nitride layer in the recess.
  • a method of forming a metal layer in an integrated circuit includes forming a metal-nitride layer at a bottom of a recess in a substrate to a first thickness and on the substrate outside the recess to a second thickness, wherein the first thickness is about less than or equal to 10 percent of the second thickness.
  • a metal layer is formed on the layer in the recess.
  • the first thickness is about or less than 5.0 Angstroms.
  • the second thickness is about 100 Angstroms to about 30 Angstroms.
  • a method of forming a metal layer in an integrated circuit includes depositing a CVD metal layer on a tapered thickness metal-rich metal nitride layer at the different rates inside the recess indirectly proportional to a thickness of the metal-rich metal nitride layer in the recess on which the CVD metal layer is deposited.
  • a metal layer in an integrated circuit includes a metal-rich metal nitride layer in a recess in a substrate including a first concentration of N2 at a bottom that is less than a second concentration of N 2 at an opening of the recess and a CVD metal layer in the recess on the metal-rich metal-nitride layer.
  • the metal-rich metal nitride layer is a first thickness outside the recess and a second thickness at a bottom of the recess, wherein the first thickness is about less than or equal to 10 percent of the second thickness.
  • FIG. 1 is a schematic illustration of a conventional Hollow Cathode Magnetron (HCM) sputtering apparatus.
  • HCM Hollow Cathode Magnetron
  • FIGS. 2-4 are cross sectional views of contact holes having conductive materials formed therein with voids formed according to conventional art.
  • FIG. 5 is a cross sectional view of a contact hole including a barrier metal layer according to some embodiments in the invention.
  • FIGS. 6-7 are cross sectional illustrations that illustrate the formation of a first metal barrier layer in a contact hole according to some embodiments in the invention.
  • FIG. 8 is a schematic illustration of an HCM sputtering apparatus that can be used in a metallic mode to form metal-nitride barrier layers according to some embodiments in the invention.
  • FIGS. 9-14 are cross sectional views that illustrate the formation of a contact hole having a second metal-nitride barrier layer with a tapered thickness formed according to some embodiments of the invention.
  • FIGS. 15-25 are scanning electron microscopy photographs of exemplary contacts formed according to some embodiments in the invention.
  • first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
  • relative terms such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompasses both an orientation of “lower” and “upper,” depending of the particular orientation of the figure.
  • Embodiments of the present invention are described herein with reference to cross-section (and/or plan view) illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etched region illustrated or described as a rectangle will, typically, have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
  • relatively thin portions of a metal-nitride layer e.g., portions having a thickness of about 5.0 Angstroms or less
  • portions having relatively low concentrations of nitrogen compared to other portions can provide a relatively large number of nucleation sites.
  • the relatively large number of nucleation sites can promote the subsequent formation of a CVD-Al layer at the bottom of the contact hole to reduce the likelihood that growth of the CVD-Al near the opening of the contact hole will close the contact hole before the formation of the CVD-Al inside the contact hole is complete (i.e., fills any void in the contact hole 522 ).
  • FIG. 5 is a cross sectional diagram showing a tapered thickness metal-nitride barrier layer in a contact hole having varying concentrations of nitrogen therein according to some embodiments of the invention.
  • a contact hole 522 in an interlayer dielectric layer 520 includes a barrier metal layer 530 formed therein.
  • a metal-nitride barrier layer 540 is formed on the barrier metal layer 530 in the contact hole 522 . As shown in FIG.
  • the thickness of the metal-nitride barrier layer 540 is tapered on the sidewall in the contact hole 522 so that a thickness t; of a portion 542 of the metal-nitride barrier layer 540 at a bottom of the contact hole 522 is less than a thickness t 2 of a portion 544 of the metal-nitride barrier layer 540 outside the contact hole 522 (for example, on an upper surface of the barrier metal layer 530 ).
  • the barrier metal layer 530 is Ti or a multi-layered Ti/TiN structure.
  • the metal-nitride barrier layer 540 is a Ti-rich TiN layer.
  • Ti-rich TiN includes Hollow Cathode Magnetron (HCM) metallic mode TiN layers.
  • HCM Hollow Cathode Magnetron
  • Ti-rich refers to the stoichiometry of the deposited TiN layer in the contact hole of the substrate being such that more Ti is included in the TiN layer than N 2 .
  • the thickness of the metal-nitride barrier layer 540 is gradually reduced along the sidewall of the contact hole 522 extending from an opening thereof toward a bottom of the contact hole 522 .
  • the thickness t 1 of the metal-nitride barrier layer 540 at the portion 542 is less about (or less than) 10% of the thickness t 2 of the portion 544 of the metal-nitride barrier layer 540 .
  • the thickness of the portion 544 of a Ti-rich TiN layer 540 is about 50 Angstroms, whereas the thickness of the portion 542 of the Ti-rich TiN layer 540 is about 5.0 Angstroms or less.
  • the relatively thin portions of the Ti-rich TiN layer 540 can provide a relatively large number of nucleation sites (and can in some embodiments according to the invention, expose the underlying Ti/TiN layer).
  • a very thin Ti-rich TiN layer 540 may partially expose an underlying CVD-Ti/TiN layer which may more readily promote the deposition of the CVD-Al compared to the barrier metal layer 530 , such as a Ti/TiN layer.
  • the relatively large number of nucleation sites can promote the subsequent formation of a CVD-Al layer at the bottom of the contact hole 522 to reduce the likelihood that growth of the CVD-Al near the opening of the contact hole 522 will close the contact hole 522 before the formation of the CVD-Al inside the contact hole 522 is complete (i.e., fills any void in the contact hole 522 ).
  • the concentration of N 2 in the Ti-rich TiN layer 540 is greater in the portion 544 than in the portion 542 .
  • the concentration of N 2 in the Ti-rich TiN layer 540 is greater outside the contact hole 522 than inside the contact hole 522 and, particularly, at the bottom of the contact hole 522 at the portion 542 .
  • the N 2 concentration in the Ti-rich TiN layer 540 varies along with the tapered thickness of the Ti-rich TiN layer 540 on the sidewall of the contact hole 522 .
  • the varied concentration of N 2 in the Ti-rich TiN layer 540 can also affect the growth rate of a CVD-Al layer thereon.
  • the CVD-Al layer may be more readily deposited on the portions of the Ti-rich TiN layer 540 including the relatively low concentrations of N 2 compared to the portions including the greater concentrations. Accordingly, the CVD-Al may be deposited faster on the portions of the Ti-rich TiN layer 540 including the lower concentrations of N 2 (e.g., at the bottom of the contact hole 522 ) compared to the portions with the greater concentrations of N 2 (e.g., outside the contact hole 522 ).
  • An Aluminum (Al) layer 550 in the contact hole 522 and on an upper surface of the Ti-rich TiN layer 540 can be formed using Chemical Vapor Deposition (CVD) in-situ with the formation of the Ti-rich TiN layer 540 . It will be understood that the CVD-Al layer 550 can be grown at variable rates inside the contact hole 522 due to the relative number of nucleation sites in the underlying barrier metal layer 530 at the bottom of the contact hole 522 compared to the different portions of Ti-rich TiN layer 540 in the contact hole 522 .
  • CVD-Al layer 550 can be grown at variable rates inside the contact hole 522 due to the relative number of nucleation sites in the underlying barrier metal layer 530 at the bottom of the contact hole 522 compared to the different portions of Ti-rich TiN layer 540 in the contact hole 522 .
  • the CVD-Al layer 550 may be more rapidly formed on the partially exposed Ti/TiN layer 530 at the bottom of the contact hole 522 (or thin portions of the Ti-rich TiN layer 540 ) due to the relatively large number of nucleation sites provide by this type of layer compared to a thicker potion of the layer 540 . Furthermore, the CVD-Al layer 550 may be more slowly formed on the sidewall approaching the opening of the contact hole 522 due to the increasing concentration and/or thickness of N 2 therein.
  • the CVD-Al layer 550 may be formed on the Ti-rich TiN layer 540 at a rate that is indirectly proportional to the thickness of the Ti-rich TiN layer 540 and/or to the concentration of nitrogen in the Ti-rich TiN layer 540 .
  • the CVD-Al layer may be initially deposited more rapidly at the bottom of the contact hole 522 rather than nearer the opening of the contact hole 522 and outside the contact hole 522 thereby depositing the CVD-Al from the bottom of the contact hole 522 toward the opening, which may avoid the types of problems discussed above in reference to conventional approaches.
  • FIGS. 6-7 are cross-sectional views that illustrate the formation of a contact hole in a substrate according to some embodiments of the invention.
  • a patterned interlayer dielectric layer 620 is formed on a substrate 610 providing a contact hole 622 that exposes a portion of the substrate 610 therein.
  • FIG. 6 shows a contact hole 622 , it will be understood that the embodiments discussed herein may be equally applicable to a more generic “recess” such as a trench or a hole in interlayer dielectric layer.
  • a metal barrier layer 630 is formed in the contact hole 622 to provide, for example, an adhesion layer for subsequently formed layers deposited thereon.
  • the metal barrier layer 630 is a Ti/TiN (i.e., a multi-layered barrier metal layer including layers of Ti and TiN).
  • the Ti and TiN layers can be formed using CVD, Physical Vapor Deposition (PVD), and/or Atomic Layer Deposition (ALD).
  • the Ti/TiN layer can be formed using plasma CVD with TiCl 4 to form the Ti, whereas the TiN layer can be formed via CVD with TiCl 4 as the Ti source and NH 3 as the nitrogen source.
  • FIG. 8 is a schematic representation of an HCM sputtering apparatus 800 operated in metallic mode used to fabricate Ti-rich TiN layers in contact holes according to some embodiments of the invention.
  • a substrate 810 including a patterned inter-layer dielectric layer with a metal barrier layer therein is placed in an inner region 816 of the HCM sputtering apparatus 800 .
  • the HCM sputtering apparatus 800 includes a “cupped” Ti target 802 surrounded by electromagnets 806 A-H.
  • the substrate 810 is maintained at a temperature between about 250° C. and 350° C. during the sputtering of the Ti target 802 .
  • Ar and N 2 gasses are provided to the inner region 816 at different rates. Furthermore, in some embodiments according to the invention, a cathode associated with the cupped TiN target 802 is maintained at a power of about 20 to about 40 Kilowatts during the deposition process.
  • the rate at which Ar gas is provided to the inner region 816 is greater than the rate at which the N 2 gas is provided, thereby allowing the formation of the Ti-rich TiN layer in the contact holes of the substrate 810 (referred to herein as operating in “metallic mode”), such that more Ti than N 2 is included in the TiN layer
  • the deposition can produce a tapered thickness Ti-rich TiN layer 940 with varied concentration of N 2 therein as shown in FIG. 9 .
  • a Ti-rich Ti N layer 940 is thicker outside a contact hole 922 (i.e., closer to the Ti target) than inside the contact hole 922 (and primarily at the bottom of the contact hole 922 ) due to the fact that the bottom of the contact hole 922 is farther from the Ti target than the portions outside the contact hole 922 .
  • the portions of the Ti-rich TiN layer 940 outside the contact hole 922 are thicker than portions of the Ti-rich TiN layer 940 that are inside the contact hole 922 (and particularly the portions at the bottom of the contact hole 922 ).
  • the more remote portions of the Ti-rich TiN layer 940 inside the contact hole 922 have a lower concentration than N 2 therein also due to the fact that the portions of the Ti-rich TiN layer 940 in the contact hole 922 are more remote from the N 2 gas introduced into the inner region 816 and, therefore, may be exposed to less N 2 than portions that are closer to the Ti target.
  • the portions of the Ti-rich TiN layer 940 that are exposed to lesser amounts of N 2 therefore have lower concentrations of N 2 therein relative to the portions of the Ti-rich TiN layer 940 outside the contact hole.
  • the tapered profile of the Ti-rich Ti N layer 940 on the sidewall of the contact hole 922 also has a gradually decreasing concentration of N 2 therein extending from the opening of the contact hole 922 toward the bottom of the contact hole 922 .
  • the concentration of N 2 and the thickness of the Ti-rich TiN layer 940 depends on the duration of the deposition of the TiN layer. In some embodiments according to the invention, the concentration of N 2 in the Ti-rich Ti N layer 940 can also depend on the relative flow rates of the process gasses as well as the power applied to the cathode associated with the TiN target. In further embodiments according to the invention, the sputtering of the Ti target is performed for about 3.0 to about 10.0 seconds, and preferably for about 4.0 to about 6.0 seconds.
  • the thickness of the Ti-rich TiN layer 940 at the bottom of the contact hole 922 is thin enough to expose the underlying CVD-Ti/TiN metal barrier layer (or about 5.0 Angstroms or less in places at the bottom) whereas the thickness of the Ti-rich TiN layer 940 outside the contact hole is about 50.0 Angstroms thick.
  • FIGS. 10-14 are cross-sectional views illustrating the formation of a CVD-Al layer 1050 in a contact hole 1022 formed according to some embodiments of the invention.
  • the cross-sections shown in FIGS. 10-14 can be formed using a CVD-Al deposition process on the Ti-rich TiN layer 940 shown in FIG. 9 .
  • the substrate is moved from the inner region 816 to the CVD chamber without a vacuum break so that the CVD-Al layer 1050 can be formed in-situ.
  • the CVD-Al process can be performed at a temperature of about 120° C. to about 130° C. and preferably at about 125° C.
  • the CVD-Al deposition can be performed at a pressure of about 5.0 torr to about 10.0 torr, and preferably at about 9.0 torr.
  • the carrier gas can be Ar provided at a flow rate of about 300 sccm to about 500 sccm, where the CVD-Al layer 1050 is formed using Metal Organic Chemical Vapor Deposition (MOCVD).
  • the Al source can be Methylpyrrolidine alane (MPA), Dimethylethylamine alane (DMEAA), Dimethylaluminum hydride (DMAH) and/or Trimethylamine alane (TMAA).
  • the relatively high number of nucleation sites included in the thin portions of the Ti-rich TiN layer 1040 can promote the deposition of the CVD-Al 1050 starting at the bottom of the contact hole 1022 and progressing toward the opening of the contact hole 1022 as shown in FIG. 12 .
  • a metal layer 1360 such as an Al or an Al alloy, is formed on the CVD-Al 1050 which is heated at a temperature of about 350° C. to about 500° C. as shown in FIG. 13 .
  • the reflowed metal layer 1360 is planarized to provide a metal wiring layer 1470 as shown in FIG. 14 .
  • FIG. 15-18 are Scanning Electron Microscopy (SEM) photographs showing selective deposition of CVD-Al in contact holes formed according to some embodiments of the invention.
  • the exemplary samples shown in FIGS. 15-18 were formed at a critical dimension of 70 nm and a contact having a depth of about 350 nm.
  • a Ti/TiN barrier layer was formed on an interlayer dielectric pattern including a contact hole using plasma CVD and a thermal CVD process using TiCl 4 and NH 3 as T 1 and N 2 sources, respectively.
  • FIGS. 15-18 show the CVD-Al deposition at intervals of 10 seconds, 20 seconds, 30 seconds, and 40 seconds respectively. Further, FIGS. 15-18 show that the CVD-Al layer was deposited initially at the bottom of the contact hole (see FIG. 15 ) and proceeded toward the opening thereof (see FIG. 18 ). Ar and N 2 gasses were supplied to the HCM apparatus at respective rates of 135 sccm and 28 sccm. Furthermore, the sputtering process used to form the Ti-rich TiN layer was carried out for about 5.0 seconds.
  • FIG. 19 is a SEM photograph that illustrates the formation of a PVD-Al layer reflowed onto the structure shown in FIG. 18 . As shown in FIG. 19 , the inside of the recessed area was filled with CVD-Al without any apparent voids.
  • FIGS. 20A and 20B show experimental results in evaluating the formation of the CVD-Al layer.
  • FIGS. 20A and 20B show the surface morphology of a CVD/Al layer in the contact hole (after formation of the CVD-Ti/TiN layer in the recess as the metal barrier layer).
  • the CVD-Ti/TiN layer was formed using a plasma CVD process and thermal processing using TiCl 4 as the Ti source and NH 3 as the NH 2 source.
  • FIGS. 21A and 21B show experimental results in evaluating the formation of the CVD-Al layer.
  • FIGS. 21A and 21B show the surface morphology resulting from of the formation of a Ti-rich TiN layer and a CVD-Al layer thereon.
  • the experimental results illustrated in FIGS. 20A-21B show that, in some embodiments according to the invention, the CVD-Al may be more readily formed on the CVD-Ti/TiN layer that is partially exposed at the bottom of the contact hole compared to on the Ti-rich TiN layer due to the relative number of nucleation sites provided by each of the different types of layers.
  • the CVD-AL layer may be more rapidly formed on the partially exposed CVD-Ti/TiN at the bottom of the contact hole due to the relatively large number of nucleation sites provide by this type of layer compared to the Ti-rich TiN layer. Therefore, the CVD-Al layer is initially deposited at the bottom of the contact hole rather than near the opening of the contact hole and outside the contact hole thereby depositing the CVD-Al from the bottom of the contact hole toward the opening which may avoid the types of problems discussed above in reference to conventional approaches.
  • the Ti-rich TiN layer is formed in a relatively short period of time during the Ti sputtering which may lead to the partial exposure of the underlying CVD-Ti/Ti N layer at the bottom of the contact hole, whereas the CVD-Ti/TiN layer located near the opening of the contact hole may be more completely covered by the Ti-rich Ti N layer formed by the Ti sputtering.
  • FIGS. 22 and 23 are cross-sectional SEM photographs of the CVD-Al material deposited on a contact hole according to a conventional approach and according to some embodiments of the invention respectively.
  • a conventional wetting layer CVD-Ti/TiN
  • CVD-Al layer was formed on the CVD-Ti/TiN layer.
  • the opening of the contact hole may be “pinched off” before the CVD-Al layer is deposited at the bottom of the contact hole because the CVD-Al layer is grown relatively quickly near the opening of the contact hole.
  • a Ti-rich TiN layer was formed, according to an embodiment of the invention, in the contact hole thereby allowing the deposition of the CVD-Al to proceed more readily at the bottom of the contact hole rather than near the opening of the contact hole to promote the deposition of the CVD-Al from the bottom of the contact hole toward the opening over time thereby allowing the formation of the CVD-Al layer in the contact hole with reduced voids.
  • the CVD-AL layer was formed in the contact hole on the CVD-Ti/TiN layer and the Ti-rich TiN layer without a vacuum break and with a vacuum break respectively.
  • FIG. 24 shows the CVD-Al layer was formed for about 5.0 seconds after the formation of the Ti-rich TiN layer in-situ (i.e., without a vacuum break between forming the CVD-Al and the Ti-rich TiN layer).
  • FIG. 25 shows that a CVD-Al formed with a vacuum break after formation of the Ti-rich TiN layer. Therefore, the differences in the structures shown in FIGS. 24 and 25 illustrate the relative benefits that may be provided with the CVD-Al layer formed without a vacuum break between the formation of the Ti-rich TiN layer and formation of the CVD-Al layer.
  • relatively thin portions of a metal-nitride layer e.g., portions having a thickness of about 5.0 Angstroms or less
  • portions having relatively low concentrations of nitrogen compared to other portions can provide a relatively large number of nucleation sites.
  • the relatively large number of nucleation sites can promote the subsequent formation of a CVD-Al layer at the bottom of the contact hole to reduce the likelihood that growth of the CVD-Al layer near the opening of the contact hole will close the contact hole before the formation of the CVD-Al inside the contact hole is complete (i.e., fills any void in the contact hole 522 ).

Abstract

A metal layer can be formed in an integrated circuit by forming a metal-nitride layer in a recess including a first concentration of nitrogen in the metal-nitride layer at a bottom of the recess that is less than a second concentration of nitrogen in the metal-nitride layer proximate an opening of the recess. A metal layer can be formed on the metal-nitride layer including in the recess.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims priority to Korean Patent Application No.: 2004-37328, filed in the Korean Intellectual Property Office on May 25, 2004, the contents of which are herein incorporated by reference in their entirety.
  • FIELD OF THE INVENTION
  • The invention relates to the methods for forming semi-conductor integrated circuits, and more particularly to methods of forming metal wiring layers in semi-conductor integrated circuits and layers so formed.
  • BACKGROUND
  • It is known to use a sputtering process (sometimes referred to as a physical vapor deposition) to form relatively thin layers in semi-conductor fabrication processes. For example, sputtering is sometimes used to form relatively thin metal diffusion barrier layers and/or anti-reflective layers to cap semi-conductor structures.
  • A schematic illustration of a conventional sputtering apparatus 100 is shown in FIG. 1. In particular, the sputtering apparatus 100 represents what is commonly referred to as a Hollow Cathode Magnetron (HCM) sputtering apparatus. Referring to FIG. 1, the HCM sputtering apparatus 100 includes a “cupped” target 102 surrounded by electromagnetic coils 106A-106H. Shields 114 extend from the cupped target 102 to a surface 112 holding a substrate 110 on which relatively thin metal layers can be deposited by the sputtering process. It will be understood that the HCM sputtering apparatus 100 is sometimes referred to as “hollow” due to the definition of an inner region 116 by the “cupped” shape of the target 102.
  • In operation, a vacuum is established in the inner region 116 between the cupped target 102 and the substrate 110. Argon gas is admitted to the region 116, which is ionized by a magnetic and electric field provided thereto. The ionized Argon gas is accelerated toward the cupped target 102, which causes a portion of the material that makes up the cupped target 102 to be ejected outwardly. The ejected portion of the target is directed toward the substrate 110 by fields (electric/magnetic) generated by the electromagnetic coils 106A-H. Accordingly, the material ejected from the cupped target 102 is deposited on the substrate 110. Conventional HCM sputtering apparatuses are further discussed, for example, in U.S. Pat. No. 6,589,398, to Lu et al. entitled Pasting Method for Eliminating Flaking During Nitrite Sputtering, the contents of which are incorporated herein by reference in its entirety.
  • It is known to use the conventional type of HCM apparatus discussed above to form Titanium Nitride (TiN) layers on substrates using a cupped Titanium (Ti) target using Argon (Ar) and Nitrogen (N2) in the inner region 116. An applied magnetic/electric field is used to accelerate the Argon (Ar) toward the Titanium target 102 thereby causing a portion of the Titanium target to be ejected and accelerated toward the substrate 110. The ejected Titanium combines with the N2 to form a TiN material that is deposited on the substrate 110. It is known to deposit such TiN materials at the bottom of contact holes in the substrate 110 to form, for example, TiN barrier layers to reduce the diffusion of conductive materials (subsequently formed in the contact holes).
  • In particular, it is known to operate the conventional HCM sputtering apparatus 100 to form TiN layers in one of two modes: Metallic TiN mode or poisoned TiN mode. In Metallic TiN mode the amount of Ti generally exceeds the amount of N2 in the TiN layer using Ar flow rate that is much greater than the flow rate of N2. For example, it is known to sputter Ti using the conventional HCM sputtering apparatus 100 using flow rates of about Ar 135 sccm and N2 28 sccm.
  • In contrast, in poisoned TiN mode (sometimes referred to as Nitrided TiN), the amount of Ti in the TiN is about equal to the amount of N2 and the Ar flow rate is less than the N2 flow rate. For example, it is known to sputter TiN in poison TiN mode using the conventional HCM sputtering apparatus 100 using an Ar flow rate of about 30 sccm and an N2 flow rate of about 70 sccm (that is using an Ar flow rate that is less than the N2 flow rate). It is known that the poisoned TiN mode sputtering may exhibit superior diffusion barrier layer properties compared to Metallic TiN mode sputtering.
  • Even with the use of the type of conventional HCM sputtering apparatus 100 discussed above in reference to FIG. 1, it is known that several types of problems may be exhibited with this approach. FIGS. 2-4 illustrate some common problems associated with contact holes formed in substrates of relatively high density integrated circuits. High density contact holes can have relatively high aspect ratios such that the depth of the contact hole is relatively deep compared to the width of the contact hole. It is known that it can be difficult to completely form conductive materials in high aspect ratio contact holes.
  • For example, FIG. 2 illustrates an insulating layer 205 on a substrate 200 having an impurity doped region 203 formed therein that is exposed by the contact hole. A diffusion barrier layer 207 (such as a TiN diffusion barrier layer) is formed in the contact hole and on the exposed surface of the impurity doped region 203. A conductive layer 209 is formed on the diffusion barrier layer 207 including in the contact hole. According to FIG. 2, because of the high aspect ratio of the contact hole, a void 211 may be formed in the contact hole because of the formation of an overhanging portion 215 that may block further deposition of the conductive layer 209 in the contact hole. The formation of metal layers in contact holes is also discussed, for example, in U.S. Pat. No. 6,432,820 to Lee et al., entitled Method of Selectively Depositing a Metal Layer in an Opening in a Dielectric Layer by Forming a Metal-Deposition-Prevention Layer Around the Opening of the Dielectric Layer, the content of which is incorporated herein by reference in its entirety.
  • FIG. 3 shows another type of defect that can result during deposition of conductive layers in high aspect ratio contact holes using HCM sputtering. A conductive layer 309 may be formed completely over the contact hole in an insulating layer 305 on an exposed impurity region 303 of a substrate 300, thereby forming the void 311. Accordingly, the types of defects shown in FIGS. 2 and 3 are variations of the same type of problem that can occur using conventional HCM sputtering.
  • FIG. 4 illustrates a contact hole 402 formed in a dielectric layer 405 on a substrate 400 that exposes a doped impurity region 403 therein. In particular, the contact hole 402 is formed in what was initially a stepped region 416 having a wider opening than the subsequently formed contact hole 402. The formation of the stepped region 416 may sometimes be formed as a measure to alleviate the problems shown above in FIGS. 2 and 3. However, use of the stepped region 416 can lead to a “shadowing” effect that can produce an overhang portion 415 in the contact hole 402 which can lead to the formation of a void in the conductive layer in the contact hole. In particular, as shown in FIG. 4, a sidewall portion of the contact hole 402 may be left exposed such that no portion of the conductive layer 409 is deposited thereon due to the overhanging portion 415.
  • SUMMARY
  • Embodiments according to the invention can provide methods of forming metal-nitride layers in contact holes and layers so formed. Pursuant to these embodiments, a method of forming a metal layer in an integrated circuit can include forming a metal-nitride layer in a recess including a first concentration of nitrogen in the metal-nitride layer at a bottom of the recess that is less than a second concentration of nitrogen in the metal-nitride layer proximate an opening of the recess. A metal layer is formed on the metal-nitride layer including in the recess.
  • In some embodiments according to the invention, the metal-nitride layer is W, Ti, and/or Ta. In some embodiments according to the invention, forming a metal-nitride layer includes sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds. In some embodiments according to the invention, forming a metal-nitride layer includes sputtering a titanium target using a Hollow Cathode Magnetron in metallic mode for a time interval of about 4.0 seconds to about 6.0 seconds.
  • In some embodiments according to the invention, forming a metal-nitride layer includes forming the metal-nitride layer with a tapered thickness including a first thickness at the bottom that is about 10 percent or less than and a second thickness proximate the opening. In some embodiments according to the invention, forming the metal-nitride layer with a tapered thickness includes forming the metal-nitride layer to provide the second thickness of about 50 Angstroms or less and the first thickness of about 5.0 Angstroms or less.
  • In some embodiments according to the invention, forming a metal-nitride layer includes forming the metal-nitride layer with a tapered thickness including a first thickness at the bottom and a second thickness that is greater than the first thickness proximate the opening. In some embodiments according to the invention, the tapered thickness of the metal-nitride layer has a gradually reducing thickness as the metal-nitride layer extends from the bottom toward the opening.
  • In some embodiments according to the invention, forming a metal-nitride layer includes forming a Ti-rich TiN layer in the recess using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering. In some embodiments according to the invention, forming a Ti-rich TiN layer in the recess using metallic mode further includes introducing Ar and N2 during the HCM sputtering at different flow rates.
  • In some embodiments according to the invention, forming a Ti-rich TiN layer in the recess using metallic mode further includes introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas during sputtering. In some embodiments according to the invention, introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas during sputtering includes introducing Ar at a rate of about 135 sccm and introducing N2 at about 28 sccm.
  • In some embodiments according to the invention, forming a Ti-rich TiN layer in the recess using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering further includes maintaining a cathode associated with a Ti target at a power of about 20 Kilowatts to about 40 Kilowatts. In some embodiments according to the invention, forming a metal-nitride layer further includes maintaining a temperature of about 250° C. and about 350° C. in an HCM inner region.
  • In some embodiments according to the invention, forming a metal layer includes forming a CVD-Al layer without a vacuum break relative to forming the metal-nitride layer. In some embodiments according to the invention, forming a metal layer includes forming a CVD-Al layer at a temperature of about 120° C. to about 130° C. and at a pressure of about 5.0 torr to about 10.0 torr and Ar gas provided at a flow rate of about 300 sccm to about 500 sccm.
  • In some embodiments according to the invention, forming a metal-nitride layer includes sputtering a Ti target onto a substrate including the recess using a greater flow of Ar compared to N2 for a time interval between about 4 and 10 seconds. Sputtering the Ti target is ceased after the time interval elapses.
  • In some embodiments according to the invention, a method of forming a metal layer in an integrated circuit includes forming a TiN wetting layer in a recess of a substrate including a first concentration of N2 in the wetting layer at a bottom of the recess that is less than a second concentration of N2 in the wetting layer proximate an opening of the recess. A metal layer is formed on the TiN wetting layer using Chemical Vapor Deposition.
  • In some embodiments according to the invention, forming a TiN wetting layer includes sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds. In some embodiments according to the invention, sputtering the target is ceased after the time interval.
  • In some embodiments according to the invention, forming a Ti wetting layer includes introducing Ar and N2 gas at different flow rates during metallic mode HCM sputtering. In some embodiments according to the invention, forming a TiN wetting layer further includes introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas.
  • In some embodiments according to the invention, introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas during sputtering includes introducing Ar at a rate of about 135 sccm and introducing N2 at about 28 sccm. In some embodiments according to the invention, forming a TiN wetting layer further includes maintaining a cathode associated with a Ti target at a power of about 20 Kilowatts to about 40 Kilowatts.
  • In some embodiments according to the invention, forming a metal layer includes forming a CVD-Al layer at a temperature of about 120° C. to about 130° C. and at a pressure of about 5.0 torr to about 10.0 torr and Ar gas provided at a flow rate of about 300 sccm to about 500 sccm. In some embodiments according to the invention, a method of forming a metal layer in an integrated circuit includes forming a metal-nitride layer in a recess in a substrate. A metal target is sputtered onto the substrate in an Ar/N2 environment including a relatively high concentration of Ar compared to N2 to form a metal-rich metal-nitride layer in the recess having a first concentration of N at a bottom that is less than a second concentration of N2 at an opening of the recess. A metal layer is deposited in the recess on the metal-rich metal-nitride layer using Chemical Vapor Deposition without vacuum break relative to the sputtering.
  • In some embodiments according to the invention, sputtering includes sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds. Sputtering the target is ceased after the time interval. In some embodiments according to the invention, sputtering further includes introducing the Ar at a flow rate that is greater than a flow rate of N2 during sputtering. In some embodiments according to the invention, introducing further includes introducing the Ar at a rate of about 135 sccm and introducing the N2 at about 28 sccm.
  • In some embodiments according to the invention, sputtering includes sputtering the metal target using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering maintaining a cathode associated with target at a power of about 20 Kilowatts to about 40 Kilowatts. In some embodiments according to the invention, sputtering further includes maintaining a temperature of about 250° C. and about 350° C. in an HCM inner region. In some embodiments according to the invention, sputtering further includes depositing the metal layer in different portions of the recess at different rates.
  • In some embodiments according to the invention, depositing further includes depositing the metal layer at the different rates indirectly proportional to a thickness of the metal-rich metal nitride layer in the recess.
  • In some embodiments according to the invention, a method of forming a metal layer in an integrated circuit includes forming a metal-nitride layer at a bottom of a recess in a substrate to a first thickness and on the substrate outside the recess to a second thickness, wherein the first thickness is about less than or equal to 10 percent of the second thickness. A metal layer is formed on the layer in the recess. In some embodiments according to the invention, the first thickness is about or less than 5.0 Angstroms. In some embodiments according to the invention, the second thickness is about 100 Angstroms to about 30 Angstroms.
  • In some embodiments according to the invention, a method of forming a metal layer in an integrated circuit includes depositing a CVD metal layer on a tapered thickness metal-rich metal nitride layer at the different rates inside the recess indirectly proportional to a thickness of the metal-rich metal nitride layer in the recess on which the CVD metal layer is deposited.
  • In some embodiments according to the invention, a metal layer in an integrated circuit includes a metal-rich metal nitride layer in a recess in a substrate including a first concentration of N2 at a bottom that is less than a second concentration of N2 at an opening of the recess and a CVD metal layer in the recess on the metal-rich metal-nitride layer. In some embodiments according to the invention, the metal-rich metal nitride layer is a first thickness outside the recess and a second thickness at a bottom of the recess, wherein the first thickness is about less than or equal to 10 percent of the second thickness.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic illustration of a conventional Hollow Cathode Magnetron (HCM) sputtering apparatus.
  • FIGS. 2-4 are cross sectional views of contact holes having conductive materials formed therein with voids formed according to conventional art.
  • FIG. 5 is a cross sectional view of a contact hole including a barrier metal layer according to some embodiments in the invention.
  • FIGS. 6-7 are cross sectional illustrations that illustrate the formation of a first metal barrier layer in a contact hole according to some embodiments in the invention.
  • FIG. 8 is a schematic illustration of an HCM sputtering apparatus that can be used in a metallic mode to form metal-nitride barrier layers according to some embodiments in the invention.
  • FIGS. 9-14 are cross sectional views that illustrate the formation of a contact hole having a second metal-nitride barrier layer with a tapered thickness formed according to some embodiments of the invention.
  • FIGS. 15-25 are scanning electron microscopy photographs of exemplary contacts formed according to some embodiments in the invention
  • DESCRIPTION OF EMBODIMENTS ACCORDING TO THE INVENTION
  • The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. However, this invention should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
  • It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Like numbers refer to like elements throughout the specification.
  • It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
  • Furthermore, relative terms, such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompasses both an orientation of “lower” and “upper,” depending of the particular orientation of the figure. Similarly, if the device in one of the figures is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The exemplary terms “below” or “beneath” can, therefore, encompass both an orientation of above and below.
  • Embodiments of the present invention are described herein with reference to cross-section (and/or plan view) illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etched region illustrated or described as a rectangle will, typically, have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
  • Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein. It will also be appreciated by those of skill in the art that references to a structure or feature that is disposed “adjacent” another feature may have portions that overlap or underlie the adjacent feature.
  • As disclosed herein, in some embodiments according to the invention, relatively thin portions of a metal-nitride layer (e.g., portions having a thickness of about 5.0 Angstroms or less) and/or portions having relatively low concentrations of nitrogen compared to other portions, can provide a relatively large number of nucleation sites. The relatively large number of nucleation sites can promote the subsequent formation of a CVD-Al layer at the bottom of the contact hole to reduce the likelihood that growth of the CVD-Al near the opening of the contact hole will close the contact hole before the formation of the CVD-Al inside the contact hole is complete (i.e., fills any void in the contact hole 522).
  • FIG. 5 is a cross sectional diagram showing a tapered thickness metal-nitride barrier layer in a contact hole having varying concentrations of nitrogen therein according to some embodiments of the invention. In particular, a contact hole 522 in an interlayer dielectric layer 520 includes a barrier metal layer 530 formed therein. A metal-nitride barrier layer 540 is formed on the barrier metal layer 530 in the contact hole 522. As shown in FIG. 5, the thickness of the metal-nitride barrier layer 540 is tapered on the sidewall in the contact hole 522 so that a thickness t; of a portion 542 of the metal-nitride barrier layer 540 at a bottom of the contact hole 522 is less than a thickness t2 of a portion 544 of the metal-nitride barrier layer 540 outside the contact hole 522 (for example, on an upper surface of the barrier metal layer 530). In some embodiments according to the invention, the barrier metal layer 530 is Ti or a multi-layered Ti/TiN structure. In some embodiments according to the invention, the metal-nitride barrier layer 540 is a Ti-rich TiN layer. As used herein, the term “Ti-rich TiN” includes Hollow Cathode Magnetron (HCM) metallic mode TiN layers. In particular, Ti-rich refers to the stoichiometry of the deposited TiN layer in the contact hole of the substrate being such that more Ti is included in the TiN layer than N2.
  • As shown in FIG. 5, the thickness of the metal-nitride barrier layer 540 is gradually reduced along the sidewall of the contact hole 522 extending from an opening thereof toward a bottom of the contact hole 522. In some embodiments according to the invention, the thickness t1 of the metal-nitride barrier layer 540 at the portion 542 is less about (or less than) 10% of the thickness t2 of the portion 544 of the metal-nitride barrier layer 540. For example, in some embodiments according to the invention, the thickness of the portion 544 of a Ti-rich TiN layer 540 is about 50 Angstroms, whereas the thickness of the portion 542 of the Ti-rich TiN layer 540 is about 5.0 Angstroms or less.
  • It will be understood that the relatively thin portions of the Ti-rich TiN layer 540 (e.g., the portion having a thickness of about 5.0 Angstroms or less) can provide a relatively large number of nucleation sites (and can in some embodiments according to the invention, expose the underlying Ti/TiN layer). For example, a very thin Ti-rich TiN layer 540 may partially expose an underlying CVD-Ti/TiN layer which may more readily promote the deposition of the CVD-Al compared to the barrier metal layer 530, such as a Ti/TiN layer. The relatively large number of nucleation sites can promote the subsequent formation of a CVD-Al layer at the bottom of the contact hole 522 to reduce the likelihood that growth of the CVD-Al near the opening of the contact hole 522 will close the contact hole 522 before the formation of the CVD-Al inside the contact hole 522 is complete (i.e., fills any void in the contact hole 522).
  • It will be understood that in some embodiments according to the invention, the concentration of N2 in the Ti-rich TiN layer 540 is greater in the portion 544 than in the portion 542. In other words, in some embodiments according to the invention, the concentration of N2 in the Ti-rich TiN layer 540 is greater outside the contact hole 522 than inside the contact hole 522 and, particularly, at the bottom of the contact hole 522 at the portion 542. It will be further understood that in some embodiments according to the invention, the N2 concentration in the Ti-rich TiN layer 540 varies along with the tapered thickness of the Ti-rich TiN layer 540 on the sidewall of the contact hole 522.
  • In some embodiments according to the invention, the varied concentration of N2 in the Ti-rich TiN layer 540 can also affect the growth rate of a CVD-Al layer thereon. In particular, the CVD-Al layer may be more readily deposited on the portions of the Ti-rich TiN layer 540 including the relatively low concentrations of N2 compared to the portions including the greater concentrations. Accordingly, the CVD-Al may be deposited faster on the portions of the Ti-rich TiN layer 540 including the lower concentrations of N2 (e.g., at the bottom of the contact hole 522) compared to the portions with the greater concentrations of N2 (e.g., outside the contact hole 522).
  • An Aluminum (Al) layer 550 in the contact hole 522 and on an upper surface of the Ti-rich TiN layer 540 can be formed using Chemical Vapor Deposition (CVD) in-situ with the formation of the Ti-rich TiN layer 540. It will be understood that the CVD-Al layer 550 can be grown at variable rates inside the contact hole 522 due to the relative number of nucleation sites in the underlying barrier metal layer 530 at the bottom of the contact hole 522 compared to the different portions of Ti-rich TiN layer 540 in the contact hole 522.
  • In other words, in some embodiments according to the invention, the CVD-Al layer 550 may be more rapidly formed on the partially exposed Ti/TiN layer 530 at the bottom of the contact hole 522 (or thin portions of the Ti-rich TiN layer 540) due to the relatively large number of nucleation sites provide by this type of layer compared to a thicker potion of the layer 540. Furthermore, the CVD-Al layer 550 may be more slowly formed on the sidewall approaching the opening of the contact hole 522 due to the increasing concentration and/or thickness of N2 therein. In some embodiments according to the invention, the CVD-Al layer 550 may be formed on the Ti-rich TiN layer 540 at a rate that is indirectly proportional to the thickness of the Ti-rich TiN layer 540 and/or to the concentration of nitrogen in the Ti-rich TiN layer 540.
  • Therefore, the CVD-Al layer may be initially deposited more rapidly at the bottom of the contact hole 522 rather than nearer the opening of the contact hole 522 and outside the contact hole 522 thereby depositing the CVD-Al from the bottom of the contact hole 522 toward the opening, which may avoid the types of problems discussed above in reference to conventional approaches.
  • FIGS. 6-7 are cross-sectional views that illustrate the formation of a contact hole in a substrate according to some embodiments of the invention. In particular, as shown in FIG. 6, a patterned interlayer dielectric layer 620 is formed on a substrate 610 providing a contact hole 622 that exposes a portion of the substrate 610 therein. Although FIG. 6 shows a contact hole 622, it will be understood that the embodiments discussed herein may be equally applicable to a more generic “recess” such as a trench or a hole in interlayer dielectric layer.
  • According to FIG. 7, a metal barrier layer 630 is formed in the contact hole 622 to provide, for example, an adhesion layer for subsequently formed layers deposited thereon. In some embodiments according to the invention, the metal barrier layer 630 is a Ti/TiN (i.e., a multi-layered barrier metal layer including layers of Ti and TiN). The Ti and TiN layers can be formed using CVD, Physical Vapor Deposition (PVD), and/or Atomic Layer Deposition (ALD). In some embodiments according to the invention, the Ti/TiN layer can be formed using plasma CVD with TiCl4 to form the Ti, whereas the TiN layer can be formed via CVD with TiCl4 as the Ti source and NH3 as the nitrogen source.
  • FIG. 8 is a schematic representation of an HCM sputtering apparatus 800 operated in metallic mode used to fabricate Ti-rich TiN layers in contact holes according to some embodiments of the invention. In some embodiments according to the invention, a substrate 810 including a patterned inter-layer dielectric layer with a metal barrier layer therein is placed in an inner region 816 of the HCM sputtering apparatus 800. The HCM sputtering apparatus 800 includes a “cupped” Ti target 802 surrounded by electromagnets 806A-H. In operation according to some embodiments of the invention, the substrate 810 is maintained at a temperature between about 250° C. and 350° C. during the sputtering of the Ti target 802. Ar and N2 gasses are provided to the inner region 816 at different rates. Furthermore, in some embodiments according to the invention, a cathode associated with the cupped TiN target 802 is maintained at a power of about 20 to about 40 Kilowatts during the deposition process.
  • In some embodiments according to the invention, the rate at which Ar gas is provided to the inner region 816 is greater than the rate at which the N2 gas is provided, thereby allowing the formation of the Ti-rich TiN layer in the contact holes of the substrate 810 (referred to herein as operating in “metallic mode”), such that more Ti than N2 is included in the TiN layer
  • The deposition can produce a tapered thickness Ti-rich TiN layer 940 with varied concentration of N2 therein as shown in FIG. 9. It will be understood that a Ti-rich Ti N layer 940 is thicker outside a contact hole 922 (i.e., closer to the Ti target) than inside the contact hole 922 (and primarily at the bottom of the contact hole 922) due to the fact that the bottom of the contact hole 922 is farther from the Ti target than the portions outside the contact hole 922. Accordingly, the portions of the Ti-rich TiN layer 940 outside the contact hole 922 are thicker than portions of the Ti-rich TiN layer 940 that are inside the contact hole 922 (and particularly the portions at the bottom of the contact hole 922).
  • Furthermore, in some embodiments according to the invention, the more remote portions of the Ti-rich TiN layer 940 inside the contact hole 922 have a lower concentration than N2 therein also due to the fact that the portions of the Ti-rich TiN layer 940 in the contact hole 922 are more remote from the N2 gas introduced into the inner region 816 and, therefore, may be exposed to less N2 than portions that are closer to the Ti target. The portions of the Ti-rich TiN layer 940 that are exposed to lesser amounts of N2 therefore have lower concentrations of N2 therein relative to the portions of the Ti-rich TiN layer 940 outside the contact hole. Furthermore, the tapered profile of the Ti-rich Ti N layer 940 on the sidewall of the contact hole 922 also has a gradually decreasing concentration of N2 therein extending from the opening of the contact hole 922 toward the bottom of the contact hole 922.
  • In some embodiments according to the invention, the concentration of N2 and the thickness of the Ti-rich TiN layer 940 depends on the duration of the deposition of the TiN layer. In some embodiments according to the invention, the concentration of N2 in the Ti-rich Ti N layer 940 can also depend on the relative flow rates of the process gasses as well as the power applied to the cathode associated with the TiN target. In further embodiments according to the invention, the sputtering of the Ti target is performed for about 3.0 to about 10.0 seconds, and preferably for about 4.0 to about 6.0 seconds.
  • These process times can promote the formation of the Ti-rich TiN layer 940 so that the thickness at the bottom of the contact hole is about 10% of (or less than) the thickness of the Ti-rich TiN layer 940 outside the contact hole 922. For example, in some embodiments according to the invention, the thickness of the Ti-rich Ti N layer 940 at the bottom of the contact hole 922 is thin enough to expose the underlying CVD-Ti/TiN metal barrier layer (or about 5.0 Angstroms or less in places at the bottom) whereas the thickness of the Ti-rich TiN layer 940 outside the contact hole is about 50.0 Angstroms thick.
  • FIGS. 10-14 are cross-sectional views illustrating the formation of a CVD-Al layer 1050 in a contact hole 1022 formed according to some embodiments of the invention. In particular, the cross-sections shown in FIGS. 10-14 can be formed using a CVD-Al deposition process on the Ti-rich TiN layer 940 shown in FIG. 9. In some embodiments according to the invention, the substrate is moved from the inner region 816 to the CVD chamber without a vacuum break so that the CVD-Al layer 1050 can be formed in-situ. The CVD-Al process can be performed at a temperature of about 120° C. to about 130° C. and preferably at about 125° C. The CVD-Al deposition can be performed at a pressure of about 5.0 torr to about 10.0 torr, and preferably at about 9.0 torr. The carrier gas can be Ar provided at a flow rate of about 300 sccm to about 500 sccm, where the CVD-Al layer 1050 is formed using Metal Organic Chemical Vapor Deposition (MOCVD). The Al source can be Methylpyrrolidine alane (MPA), Dimethylethylamine alane (DMEAA), Dimethylaluminum hydride (DMAH) and/or Trimethylamine alane (TMAA).
  • The relatively high number of nucleation sites included in the thin portions of the Ti-rich TiN layer 1040 (that effectively can expose the underlying CVD-Tin/TiN barrier layer) can promote the deposition of the CVD-Al 1050 starting at the bottom of the contact hole 1022 and progressing toward the opening of the contact hole 1022 as shown in FIG. 12.
  • In some embodiments according to the invention, a metal layer 1360, such as an Al or an Al alloy, is formed on the CVD-Al 1050 which is heated at a temperature of about 350° C. to about 500° C. as shown in FIG. 13. The reflowed metal layer 1360 is planarized to provide a metal wiring layer 1470 as shown in FIG. 14.
  • FIG. 15-18 are Scanning Electron Microscopy (SEM) photographs showing selective deposition of CVD-Al in contact holes formed according to some embodiments of the invention. The exemplary samples shown in FIGS. 15-18 were formed at a critical dimension of 70 nm and a contact having a depth of about 350 nm. A Ti/TiN barrier layer was formed on an interlayer dielectric pattern including a contact hole using plasma CVD and a thermal CVD process using TiCl4 and NH3 as T1 and N2 sources, respectively.
  • A Ti-rich TiN layer was formed in the contact hole using metallic mode HCM as disclosed above. The CVD-Al layer was formed on the Ti-rich TiN layer in-situ. In particular, FIGS. 15-18 show the CVD-Al deposition at intervals of 10 seconds, 20 seconds, 30 seconds, and 40 seconds respectively. Further, FIGS. 15-18 show that the CVD-Al layer was deposited initially at the bottom of the contact hole (see FIG. 15) and proceeded toward the opening thereof (see FIG. 18). Ar and N2 gasses were supplied to the HCM apparatus at respective rates of 135 sccm and 28 sccm. Furthermore, the sputtering process used to form the Ti-rich TiN layer was carried out for about 5.0 seconds.
  • FIG. 19 is a SEM photograph that illustrates the formation of a PVD-Al layer reflowed onto the structure shown in FIG. 18. As shown in FIG. 19, the inside of the recessed area was filled with CVD-Al without any apparent voids.
  • FIGS. 20A and 20B show experimental results in evaluating the formation of the CVD-Al layer. In particular, FIGS. 20A and 20B show the surface morphology of a CVD/Al layer in the contact hole (after formation of the CVD-Ti/TiN layer in the recess as the metal barrier layer). The CVD-Ti/TiN layer was formed using a plasma CVD process and thermal processing using TiCl4 as the Ti source and NH3 as the NH2 source.
  • FIGS. 21A and 21B show experimental results in evaluating the formation of the CVD-Al layer. In particular, FIGS. 21A and 21B show the surface morphology resulting from of the formation of a Ti-rich TiN layer and a CVD-Al layer thereon. The experimental results illustrated in FIGS. 20A-21B show that, in some embodiments according to the invention, the CVD-Al may be more readily formed on the CVD-Ti/TiN layer that is partially exposed at the bottom of the contact hole compared to on the Ti-rich TiN layer due to the relative number of nucleation sites provided by each of the different types of layers.
  • In other words, the CVD-AL layer may be more rapidly formed on the partially exposed CVD-Ti/TiN at the bottom of the contact hole due to the relatively large number of nucleation sites provide by this type of layer compared to the Ti-rich TiN layer. Therefore, the CVD-Al layer is initially deposited at the bottom of the contact hole rather than near the opening of the contact hole and outside the contact hole thereby depositing the CVD-Al from the bottom of the contact hole toward the opening which may avoid the types of problems discussed above in reference to conventional approaches. As discussed above, the Ti-rich TiN layer is formed in a relatively short period of time during the Ti sputtering which may lead to the partial exposure of the underlying CVD-Ti/Ti N layer at the bottom of the contact hole, whereas the CVD-Ti/TiN layer located near the opening of the contact hole may be more completely covered by the Ti-rich Ti N layer formed by the Ti sputtering.
  • FIGS. 22 and 23 are cross-sectional SEM photographs of the CVD-Al material deposited on a contact hole according to a conventional approach and according to some embodiments of the invention respectively. According to FIG. 22, a conventional wetting layer (CVD-Ti/TiN) having a thickness of about 150 Angstroms was formed on an interlayer dielectric pattern and a CVD-Al layer was formed on the CVD-Ti/TiN layer. As shown in FIG. 22, the opening of the contact hole may be “pinched off” before the CVD-Al layer is deposited at the bottom of the contact hole because the CVD-Al layer is grown relatively quickly near the opening of the contact hole.
  • In contrast, as shown in FIG. 23, a Ti-rich TiN layer was formed, according to an embodiment of the invention, in the contact hole thereby allowing the deposition of the CVD-Al to proceed more readily at the bottom of the contact hole rather than near the opening of the contact hole to promote the deposition of the CVD-Al from the bottom of the contact hole toward the opening over time thereby allowing the formation of the CVD-Al layer in the contact hole with reduced voids.
  • As shown in FIGS. 24 and 25, the CVD-AL layer was formed in the contact hole on the CVD-Ti/TiN layer and the Ti-rich TiN layer without a vacuum break and with a vacuum break respectively. In particular, FIG. 24 shows the CVD-Al layer was formed for about 5.0 seconds after the formation of the Ti-rich TiN layer in-situ (i.e., without a vacuum break between forming the CVD-Al and the Ti-rich TiN layer).
  • In contrast, FIG. 25 shows that a CVD-Al formed with a vacuum break after formation of the Ti-rich TiN layer. Therefore, the differences in the structures shown in FIGS. 24 and 25 illustrate the relative benefits that may be provided with the CVD-Al layer formed without a vacuum break between the formation of the Ti-rich TiN layer and formation of the CVD-Al layer.
  • As disclosed herein, in some embodiments according to the invention, relatively thin portions of a metal-nitride layer (e.g., portions having a thickness of about 5.0 Angstroms or less) and/or portions having relatively low concentrations of nitrogen compared to other portions, can provide a relatively large number of nucleation sites. The relatively large number of nucleation sites can promote the subsequent formation of a CVD-Al layer at the bottom of the contact hole to reduce the likelihood that growth of the CVD-Al layer near the opening of the contact hole will close the contact hole before the formation of the CVD-Al inside the contact hole is complete (i.e., fills any void in the contact hole 522).
  • Many alterations and modifications may be made by those having ordinary skill in the art, given the benefit of the present disclosure, without departing from the spirit and scope of the invention. Therefore, it must be understood that the illustrated embodiments have been set forth only for the purposes of example, and that it should not be taken as limiting the invention as defined by the following claims. The following claims are, therefore, to be read to include not only the combination of elements which are literally set forth but all equivalent elements for performing substantially the same function in substantially the same way to obtain substantially the same result. The claims are thus to be understood to include what is specifically illustrated and described above, what is conceptually equivalent, and also what incorporates the essential idea of the invention.

Claims (38)

1. A method of forming a metal layer in an integrated circuit comprising:
forming a metal-nitride layer in a recess including a first concentration of nitrogen in the metal-nitride layer at a bottom of the recess that is less than a second concentration of nitrogen in the metal-nitride layer proximate an opening of the recess; and
forming a metal layer on the metal-nitride layer including in the recess.
2. A method according to claim 1 wherein forming a metal-nitride layer comprises forming the metal-nitride layer using W, Ti, and/or Ta.
3. A method according to claim 1 wherein forming a metal-nitride layer comprises sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds.
4. A method according to claim 1 wherein forming a metal-nitride layer comprises sputtering a titanium target using a Hollow Cathode Magnetron in metallic mode for a time interval of about 4.0 seconds to about 6.0 seconds.
5. A method according to claim 1 wherein forming a metal-nitride layer comprises forming the metal-nitride layer with a tapered thickness including a first thickness at the bottom that is about 10 percent or less than and a second thickness proximate the opening.
6. A method according to claim 5 wherein forming the metal-nitride layer with a tapered thickness comprises forming the metal-nitride layer to provide the second thickness of about 50 Angstroms or less and the first thickness of about 5.0 Angstroms or less.
7. A method according to claim 1 wherein forming a metal-nitride layer comprises forming the metal-nitride layer with a tapered thickness including a first thickness at the bottom and a second thickness that is greater than the first thickness proximate the opening.
8. A method according to claim 7 wherein the tapered thickness of the metal-nitride layer comprises a gradually reducing thickness as the metal-nitride layer extends from the bottom toward the opening.
9. A method according to claim 1 wherein forming a metal-nitride layer comprises forming a Ti-rich TiN layer in the recess using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering.
10. A method according to claim 9 wherein forming a Ti-rich TiN layer in the recess using metallic mode further comprises:
introducing Ar and N2 during the HCM sputtering at different flow rates.
11. A method according to claim 9 wherein forming a Ti-rich TiN layer in the recess using metallic mode further comprises:
introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas during sputtering.
12. A method according to claim 11 wherein introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas during sputtering comprises introducing Ar at a rate of about 135 sccm and introducing N2 at about 28 sccm.
13. A method according to claim 9 wherein forming a Ti-rich TiN layer in the recess using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering further comprises maintaining a cathode associated with a Ti target at a power of about 20 Kilowatts to about 40 Kilowatts.
14. A method according to claim 1 wherein forming a metal-nitride layer further comprises:
maintaining a temperature of about 250° C. and about 350° C. in an HCM inner region.
15. A method according to claim 1 wherein forming a metal layer comprises forming a CVD-Al layer without a vacuum break relative to forming the metal-nitride layer.
16. A method according to claim 1 wherein forming a metal layer comprises forming a CVD-Al layer at a temperature of about 120° C. to about 130° C. and at a pressure of about 5.0 torr to about 10.0 torr and Ar gas provided at a flow rate of about 300 sccm to about 500 sccm.
17. A method according to claim 1 wherein forming a metal-nitride layer comprises:
sputtering a Ti target onto a substrate including the recess using a greater flow of Ar compared to N2 for a time interval between about 4 and 10 seconds; and
ceasing sputtering the Ti target after the time interval elapses.
18. A method of forming a metal layer in an integrated circuit comprising:
forming a TiN wetting layer in a recess of a substrate including a first concentration of N2 in the wetting layer at a bottom of the recess that is less than a second concentration of N2 in the wetting layer proximate an opening of the recess; and
forming a metal layer on the TiN wetting layer using Chemical Vapor Deposition.
19. A method according to claim 18 wherein forming a TiN wetting layer comprises sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds; and
ceasing sputtering the target after the time interval.
20. A method according to claim 19 wherein forming a Ti wetting layer comprises:
introducing Ar and N2 gas at different flow rates during metallic mode HCM sputtering.
21. A method according to claim 19 wherein forming a TiN wetting layer further comprises:
introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas.
22. A method according to claim 21 wherein introducing Ar gas at a flow rate that is greater than a flow rate of N2 gas during sputtering comprises introducing Ar at a rate of about 135 sccm and introducing N2 at about 28 sccm.
23. A method according to claim 19 wherein forming a TiN wetting layer further comprises:
maintaining a cathode associated with a Ti target at a power of about 20 Kilowatts to about 40 Kilowatts.
24. A method according to claim 18 wherein forming a metal layer comprises:
forming a CVD-Al layer at a temperature of about 120° C. to about 130° C. and at a pressure of about 5.0 torr to about 10.0 torr and Ar gas provided at a flow rate of about 300 sccm to about 500 sccm.
25. A method of forming a metal layer in an integrated circuit comprising:
forming a metal-nitride layer in a recess in a substrate;
sputtering a metal target onto the substrate in an Ar/N2 environment including a relatively high concentration of Ar compared to N2 to form a metal-rich metal-nitride layer in the recess having a first concentration of N at a bottom that is less than a second concentration of N2 at an opening of the recess; and
depositing a metal layer in the recess on the metal-rich metal-nitride layer using Chemical Vapor Deposition without vacuum break relative to the sputtering.
26. A method according to claim 25 wherein sputtering comprises sputtering a titanium target for a time interval of about 3.0 seconds to about 10.0 seconds; and
ceasing sputtering the target after the time interval.
27. A method according to claim 25 wherein sputtering further comprises:
introducing the Ar at a flow rate that is greater than a flow rate of N2 during sputtering.
28. A method according to claim 27 wherein introducing further comprises introducing the Ar at a rate of about 135 sccm and introducing the N2 at about 28 sccm.
29. A method according to claim 25 wherein sputtering comprises sputtering the metal target using metallic mode Hollow-Cathode-Magnetron (HCM) sputtering maintaining a cathode associated with target at a power of about 20 Kilowatts to about 40 Kilowatts.
30. A method according to claim 29 wherein sputtering further comprises:
maintaining a temperature of about 250° C. and about 350° C. in an HCM inner region.
31. A method according to claim 25 wherein sputtering further comprises:
depositing the metal layer in different portions of the recess at different rates.
32. A method according to claim 31 wherein depositing further comprises:
depositing the metal layer at the different rates indirectly proportional to a thickness of the metal-rich metal nitride layer in the recess.
33. A method of forming a metal layer in an integrated circuit comprising:
forming a metal-nitride layer at a bottom of a recess in a substrate to a first thickness and on the substrate outside the recess to a second thickness, wherein the first thickness is about less than or equal to 10 percent of the second thickness; and
forming a metal layer on the layer in the recess.
34. A method according to claim 33 wherein the first thickness comprises about or less than 5.0 Angstroms.
35. A method according to claim 33 wherein the second thickness comprises about 100 Angstroms to about 30 Angstroms.
36. A method forming a metal layer in an integrated circuit comprising depositing a CVD metal layer on a tapered thickness metal-rich metal nitride layer at the different rates inside the recess indirectly proportional to a thickness of the metal-rich metal nitride layer in the recess on which the CVD metal layer is deposited.
37. A metal layer in an integrated circuit comprising:
a metal-rich metal nitride layer in a recess in a substrate including a first concentration of N2 at a bottom that is less than a second concentration of N2 at an opening of the recess; and
a CVD metal layer in the recess on the metal-rich metal-nitride layer.
38. A metal layer according to claim 37 wherein the metal-rich metal nitride layer comprises a first thickness outside the recess and a second thickness at a bottom of the recess, wherein the first thickness is about less than or equal to 10 percent of the second thickness.
US11/084,576 2004-05-25 2005-03-18 Methods of forming metal-nitride layers in contact holes Expired - Fee Related US7541282B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE200510023670 DE102005023670B4 (en) 2004-05-25 2005-05-23 Method for forming metal-nitride layers in contact openings and integrated circuit with layers formed in this way
JP2005153081A JP2005340830A (en) 2004-05-25 2005-05-25 Forming method of metal nitride film in contact hole, and metal nitride film formed by the same method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020040037328A KR100594276B1 (en) 2004-05-25 2004-05-25 Method for forming metal wiring layer of semiconductor device
KR2004-37328 2004-05-28

Publications (2)

Publication Number Publication Date
US20050263890A1 true US20050263890A1 (en) 2005-12-01
US7541282B2 US7541282B2 (en) 2009-06-02

Family

ID=35424278

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/084,576 Expired - Fee Related US7541282B2 (en) 2004-05-25 2005-03-18 Methods of forming metal-nitride layers in contact holes

Country Status (3)

Country Link
US (1) US7541282B2 (en)
KR (1) KR100594276B1 (en)
CN (1) CN1716549A (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070259519A1 (en) * 2006-05-02 2007-11-08 International Business Machines Corporation Interconnect metallization process with 100% or greater step coverage
US20080054468A1 (en) * 2006-09-05 2008-03-06 Samsung Electronics Co., Ltd. Semiconductor device and methods of forming the same
US20080280446A1 (en) * 2007-05-08 2008-11-13 Qimonda Ag Method of producing a microscopic hole in a layer and integrated device with a microscopic hole in a layer
US7824743B2 (en) * 2007-09-28 2010-11-02 Applied Materials, Inc. Deposition processes for titanium nitride barrier and aluminum
WO2011156349A2 (en) * 2010-06-09 2011-12-15 Applied Materials, Inc. Methods for forming interconnect structures
US20120199919A1 (en) * 2009-07-29 2012-08-09 Canon Anelva Corporation Semiconductor device and method of manufacturing the same
US8835274B2 (en) * 2009-09-09 2014-09-16 Micron Technology, Inc. Interconnects and semiconductor devices including at least two portions of a metal nitride material and methods of fabrication
US9406617B1 (en) * 2015-11-19 2016-08-02 International Business Machines Corporation Structure and process for W contacts
US20210265266A1 (en) * 2020-02-25 2021-08-26 Kioxia Corporation Semiconductor device and method for manufacturing the semiconductor device
CN113838833A (en) * 2020-06-24 2021-12-24 华邦电子股份有限公司 Semiconductor device and method for manufacturing the same
US20220293464A1 (en) * 2021-03-15 2022-09-15 Kioxia Corporation Semiconductor manufacturing method and semiconductor device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10147782B2 (en) 2016-07-18 2018-12-04 International Business Machines Corporation Tapered metal nitride structure
US10410861B2 (en) * 2017-03-07 2019-09-10 Tokyo Electron Limited Method of filling retrograde recessed features
CN108428691B (en) * 2018-03-14 2020-01-24 上海华虹宏力半导体制造有限公司 Contact plug and method for forming semiconductor device
CN110752150B (en) * 2019-10-25 2022-02-01 上海华力集成电路制造有限公司 Method for improving defect of metal hard mask titanium nitride particles

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6217721B1 (en) * 1995-08-07 2001-04-17 Applied Materials, Inc. Filling narrow apertures and forming interconnects with a metal utilizing a crystallographically oriented liner layer
US6413858B1 (en) * 1999-08-27 2002-07-02 Micron Technology, Inc. Barrier and electroplating seed layer
US6432820B1 (en) * 2001-03-21 2002-08-13 Samsung Electronics, Co., Ltd. Method of selectively depositing a metal layer in an opening in a dielectric layer by forming a metal-deposition-prevention layer around the opening of the dielectric layer
US20020192948A1 (en) * 2001-06-15 2002-12-19 Applied Materials, Inc. Integrated barrier layer structure for copper contact level metallization
US6589398B1 (en) * 2002-03-28 2003-07-08 Novellus Systems, Inc. Pasting method for eliminating flaking during nitride sputtering
US6652718B1 (en) * 2001-01-30 2003-11-25 Novellus Systems, Inc. Use of RF biased ESC to influence the film properties of Ti and TiN
US6727560B1 (en) * 2003-02-10 2004-04-27 Advanced Micro Devices, Inc. Engineered metal gate electrode
US7074714B2 (en) * 1997-11-26 2006-07-11 Applied Materials, Inc. Method of depositing a metal seed layer on semiconductor substrates

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05152445A (en) 1991-11-29 1993-06-18 Fujitsu Ltd Multilayer interconnections and forming method thereof
TW402778B (en) 1996-07-12 2000-08-21 Applied Materials Inc Aluminum hole filling using ionized metal adhesion layer
JP2000054123A (en) 1998-08-07 2000-02-22 Mitsubishi Electric Corp Production of semiconductor device and production device therefor
KR20020072875A (en) 2001-03-13 2002-09-19 삼성전자 주식회사 Method for forming metal wiring layer

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6217721B1 (en) * 1995-08-07 2001-04-17 Applied Materials, Inc. Filling narrow apertures and forming interconnects with a metal utilizing a crystallographically oriented liner layer
US7074714B2 (en) * 1997-11-26 2006-07-11 Applied Materials, Inc. Method of depositing a metal seed layer on semiconductor substrates
US6413858B1 (en) * 1999-08-27 2002-07-02 Micron Technology, Inc. Barrier and electroplating seed layer
US6652718B1 (en) * 2001-01-30 2003-11-25 Novellus Systems, Inc. Use of RF biased ESC to influence the film properties of Ti and TiN
US6432820B1 (en) * 2001-03-21 2002-08-13 Samsung Electronics, Co., Ltd. Method of selectively depositing a metal layer in an opening in a dielectric layer by forming a metal-deposition-prevention layer around the opening of the dielectric layer
US20020192948A1 (en) * 2001-06-15 2002-12-19 Applied Materials, Inc. Integrated barrier layer structure for copper contact level metallization
US6589398B1 (en) * 2002-03-28 2003-07-08 Novellus Systems, Inc. Pasting method for eliminating flaking during nitride sputtering
US6727560B1 (en) * 2003-02-10 2004-04-27 Advanced Micro Devices, Inc. Engineered metal gate electrode

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070259519A1 (en) * 2006-05-02 2007-11-08 International Business Machines Corporation Interconnect metallization process with 100% or greater step coverage
US20080054468A1 (en) * 2006-09-05 2008-03-06 Samsung Electronics Co., Ltd. Semiconductor device and methods of forming the same
US7807571B2 (en) 2006-09-05 2010-10-05 Samsung Electronics Co., Ltd. Semiconductor device and methods of forming the same
US20080280446A1 (en) * 2007-05-08 2008-11-13 Qimonda Ag Method of producing a microscopic hole in a layer and integrated device with a microscopic hole in a layer
US7824743B2 (en) * 2007-09-28 2010-11-02 Applied Materials, Inc. Deposition processes for titanium nitride barrier and aluminum
US20120199919A1 (en) * 2009-07-29 2012-08-09 Canon Anelva Corporation Semiconductor device and method of manufacturing the same
US8835274B2 (en) * 2009-09-09 2014-09-16 Micron Technology, Inc. Interconnects and semiconductor devices including at least two portions of a metal nitride material and methods of fabrication
CN103026466A (en) * 2010-06-09 2013-04-03 应用材料公司 Methods for forming interconnect structures
WO2011156349A3 (en) * 2010-06-09 2012-04-05 Applied Materials, Inc. Methods for forming interconnect structures
WO2011156349A2 (en) * 2010-06-09 2011-12-15 Applied Materials, Inc. Methods for forming interconnect structures
US8841211B2 (en) 2010-06-09 2014-09-23 Applied Materials, Inc. Methods for forming interconnect structures
US9406617B1 (en) * 2015-11-19 2016-08-02 International Business Machines Corporation Structure and process for W contacts
US20210265266A1 (en) * 2020-02-25 2021-08-26 Kioxia Corporation Semiconductor device and method for manufacturing the semiconductor device
CN113380758A (en) * 2020-02-25 2021-09-10 铠侠股份有限公司 Semiconductor device and method for manufacturing the same
US11658110B2 (en) * 2020-02-25 2023-05-23 Kioxia Corporation Semiconductor device and method for manufacturing the semiconductor device
CN113838833A (en) * 2020-06-24 2021-12-24 华邦电子股份有限公司 Semiconductor device and method for manufacturing the same
US20220293464A1 (en) * 2021-03-15 2022-09-15 Kioxia Corporation Semiconductor manufacturing method and semiconductor device

Also Published As

Publication number Publication date
US7541282B2 (en) 2009-06-02
KR20050113300A (en) 2005-12-02
CN1716549A (en) 2006-01-04
KR100594276B1 (en) 2006-06-30

Similar Documents

Publication Publication Date Title
US7541282B2 (en) Methods of forming metal-nitride layers in contact holes
JP3562628B2 (en) Diffusion barrier film, multilayer wiring structure, and method of manufacturing the same
US10096547B2 (en) Metallic interconnects products
US7199052B2 (en) Seed layers for metallic interconnects
US6924226B2 (en) Methods for making multiple seed layers for metallic interconnects
US7470612B2 (en) Method of forming metal wiring layer of semiconductor device
US7387962B2 (en) Physical vapor deposition methods for forming hydrogen-stuffed trench liners for copper-based metallization
US6905960B2 (en) Method of forming a contact in a semiconductor device
US6887522B2 (en) Method for forming a copper thin film
US20060113676A1 (en) Semiconductor device and method of manufacture thereof
US20040082167A1 (en) Methods of forming aluminum structures in microelectronic articles and articles fabricated thereby
JP2005340830A (en) Forming method of metal nitride film in contact hole, and metal nitride film formed by the same method
US7041582B2 (en) Method of manufacturing semiconductor device
KR20060002105A (en) Method of forming a contact in a semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAN, SUNG-HO;KIM, RAK-HWAN;CHOI, KYUNG-IN;AND OTHERS;REEL/FRAME:016173/0058

Effective date: 20050310

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20170602