US20060026482A1 - Test apparatus - Google Patents
Test apparatus Download PDFInfo
- Publication number
- US20060026482A1 US20060026482A1 US11/243,893 US24389305A US2006026482A1 US 20060026482 A1 US20060026482 A1 US 20060026482A1 US 24389305 A US24389305 A US 24389305A US 2006026482 A1 US2006026482 A1 US 2006026482A1
- Authority
- US
- United States
- Prior art keywords
- test
- storage section
- fail
- section
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31935—Storing data, e.g. failure memory
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
- G11C2029/5606—Error catch memory
Definitions
- the present invention relates to a test apparatus. More particularly, the invention relates to a test apparatus for testing a device-under-test.
- a memory test apparatus applies and writes an address signal and a test signal generated by a pattern generator to a memory-under-test. It then compares the test signal read out of the memory-under-test with an expected value signal generated by the pattern generator corresponding to the test apparatus and stores the comparison result to a failure analysis memory. After that, the memory test apparatus analyzes the comparison result stored in the failure analysis memory to judge if the memory-under-test is failure-free.
- the failure analysis memory used in the conventional memory test apparatus is composed of SRAMs whose improvement in terms of memory capacity is slow as compared to the DRAM. Therefore, the failure analysis memory having the equal operating speed and memory capacity with those of the memory-under-test is realized by composing the failure analysis memory by a plurality of SRAMs so as to operate through interleave operation.
- the operating speed of the memory-under-test such as DRAM is increasing continuously even now and it requires a very large number of SRAMs in order to realize the equal operating speed with that of the memory-under-test through the interleave operation of the plurality of SRAMs.
- a memory capacity of one SRAM is 1/16 to 1 ⁇ 8 of a memory capacity of one DRAM in general, at least 256 SRAMs are necessary in order to realize the test of the memory-under-test having 1 GHz of operating frequency.
- a test apparatus for testing a device-under-test has a pattern generator for generating an address signal and a test signal to be fed to the device-under-test and an expected value signal to be outputted from the device-under-test to which the test signal has been fed, a logical comparator for comparing an output value outputted from the device-under-test in correspondence to the test signal with the expected value signal and for generating a fail signal when the output signal does not coincide with the expected value signal and a failure analysis memory for storing the fail signal generated by the logical comparator in an address area specified by the address signal generated by the pattern generator.
- the failure analysis memory has a first storage section for storing a fail address value which is a value of the address signal generated by the pattern generator and a fail data value which is a value of the fail signal generated by the logical comparator sequentially in different address areas as a set of data and a second storage section for reading the set of the fail address value and the fail data value from the first storage section to store the fail data value in the address area specified by the fail address value.
- the failure analysis memory may have a plurality of first storage sections.
- the plurality of first storage sections may store the fail address value which is a value of the address signal generated by the pattern generator and the fail data value which is a value of the fail signal generated by the logical comparator sequentially to different address areas as a set of data through interleave operations.
- the second storage section may read data held in the address area specified by the fail address value read out of the first storage section and may store OR of the data and the fail data value read out of the first storage section to the address area specified by the fail address value read out of the first storage section.
- the failure analysis memory may also have a data counting section for counting a stored number which is a number of the fail data values stored in the first storage section or a read number which is a number of the fail data values read and stored by the second storage section from the first storage section, a data number holding section for holding the stored number counted by the data counting section and a stop signal generating section for comparing the stored number held by the data number holding section with the read number counted by the data counting section after when the data number holding section holds the stored number and the data counting section is initialized and when the stored number coincides with the read number, generating a stop signal for stopping the process of the second storage section for reading the fail data value out of the first storage section.
- the test apparatus may further have a data counting section for counting a stored number which is a number of the fail data values stored in the first storage section, a data number holding section for holding a requisite storage number which is a number of the fail data values to be stored in the first storage section and a stop signal generating section for comparing the stored number counted by the data counting section with the requisite storage number held by the data number holding section and when the stored number coincides with the requisite storage number, generating a stop signal for stopping the process of the first storage section for storing the fail data value, and when the test of the device-under-test is carried out in a state in which the data number holding section holds the requisite storage number which is larger than a storable number which is a number of the fail data values storable in the first storage section, the first storage section stores the fail data values obtained after exceeding the storable number by overwriting to the fail data values obtained and stored before exceeding the storable number after storing the fail data values of the storable number and the second storage section reads and
- the test apparatus may further have a first data counting section for counting a generated number which is a number of the fail data values generated in the test of the device-under-test, a test number calculating section for calculating a number of times of tests required for the second storage section to store all of the fail data values generated in the test of the device-under-test by dividing the generated number counted by the first data counting section with a storable number which is a number of the fail data values storable in the first storage section, a data number holding section for holding a requisite storage number which is a number of the fail data values to be stored in the first storage section, a second data counting section for counting a stored number which is a number of the fail data values stored in the first storage section and a stop signal generating section for comparing the requisite storage number held by the data number holding section with the stored number counted by the second data counting section and when the requisite storage number coincides with the stored number, generating a stop signal for stopping the process of the first storage section for storing the fail
- the second storage section may be initialized in parallel with the operation of the first storage section that sequentially stores the fail data values.
- the test apparatus may further include an analyzer that reads and analyzes the fail data value stored in the second storage section during when the first storage section sequentially stores the fail data values.
- FIG. 1 shows one exemplary structure of a test apparatus 10 .
- FIG. 2 shows a first exemplary structure of a failure analysis memory.
- FIG. 3 shows a second exemplary structure of the failure analysis memory.
- FIG. 4 shows a first exemplary structure of an address generating section 202 .
- FIG. 5 shows a second exemplary structure of the address generating section 202 .
- FIG. 1 shows one exemplary structure of a test apparatus 10 according to one embodiment of the invention.
- the test apparatus 10 has a timing generator 100 , a pattern generator 102 , a waveform shaper 104 , a logical comparator 106 , a failure analysis memory 108 and an analyzer 110 .
- the test apparatus 10 carries out a test by applying a test signal to a device-under-test 20 .
- the device-under-test 20 is a memory to be tested such as a DRAM for example.
- the pattern generator 102 generates an address signal as well as a test signal containing a data signal and a control signal to be fed to the device-under-test 20 corresponding to reference clock generated by the timing generator 100 .
- the pattern generator 102 also generates an expected value signal to be outputted from the device-under-test 20 , to which the test signal has been fed, in correspondence to the test signal fed thereto. While the pattern generator 102 feeds the address signal and the test signal to the waveform shaper 104 , it also feeds the address signal to the failure analysis memory 108 and the expected value signal to the logical comparator 106 .
- the waveform shaper 104 shapes the address signal and the test signal received from the pattern generator 102 and feeds them to the device-under-test 20 .
- the logical comparator 106 compares an output signal outputted from the device-under-test 20 corresponding to the test signal fed from the waveform shaper 104 and the expected value signal received from the pattern generator 102 to judge if the device-under-test 20 is failure-free. Then, the logical comparator 106 generates a fail signal when the output signal outputted from the device-under-test 20 does not coincide with the expected value signal received from the pattern generator 102 . The logical comparator 106 feeds the fail signal to the failure analysis memory 108 . Receiving the address signal from the pattern generator 102 , the failure analysis memory 108 stores the fail signal generated by the logical comparator 106 in an address area specified by the address signal.
- the analyzer 110 is a workstation for example and reads the fail signal stored in the failure analysis memory 108 after ending the test of the device-under-test 20 to identify a failure memory cell, to find a distribution of failure memory cells and to analyze a cause of the failure. Then, it feeds back the analyzed result to a memory manufacturing process to improve the yield.
- FIG. 2 shows a first exemplary structure of the failure analysis memory 108 of the present embodiment.
- the failure analysis memory 108 of the present embodiment has an address formatter 200 , an address generating section 202 , a write controller 204 , a first storage section 206 and a second storage section 208 .
- the address formatter 200 receives the address signal from the pattern generator 102 and feeds it to the first storage section 206 .
- the address signal contains row and column addresses.
- the write controller 204 receives the fail signal from the logical comparator 106 , it outputs an INC command to the address generating section 202 and a write command to the first storage section 206 .
- the address generating section 202 feeds the address to the first storage section 206 while incrementing the address in accordance to the INC command from the write controller 204 .
- the first storage section 206 is a memory for holding the fail signal temporally during the test of the device-under-test 20 and stores a fail address value which is a value of the address signal generated by the pattern generator 102 and a fail data value which is a value of the fail signal generated by the logical comparator 106 sequentially in different address areas as one set of data based on the address generated by the address generating section 202 .
- Operating speed of the first storage section 206 e.g., speed for storing data, is preferable to be equal with operating speed of the device-under-test 20 , e.g., its speed for storing data.
- a memory capacity of the first storage section 206 may be smaller than a memory capacity of the device-under-test 20 .
- the second storage section 208 is a memory such as SRAM for reading out and holding the fail signal from the first storage section 206 after testing the device-under-test 20 . It reads the set of the fail address value and fail data value out of the first storage section 206 and stores the fail data value in an address area specified by the fail address value. In concrete, the second storage section 208 reads out data held in the address area specified by the fail address value read out of the first storage section 206 and stores OR of the data and the fail data value read out of the first storage section 206 in the address area specified by the fail address value read out of the first storage section 206 . That is, the second storage section 208 writes the fail data value through read-modify-write operations.
- Operating speed of the second storage section 208 may be slower than the operating speed of the device-under-test 20 . Still more, the operating speed of the second storage section 208 may be slower than the operating speed of the first storage section 206 .
- a memory capacity of the second storage section 208 is preferable to be larger than the memory capacity of the first storage section 206 and to be equal with the memory capacity of the device-under-test 20 .
- the test apparatus 10 may be operated efficiently by thus configuring the failure analysis memory 108 by the first storage section 206 for sequentially storing the fail address values and fail data values following the tests and the second storage section 208 for storing the fail data values by reading out of the first storage section 206 after ending the test. That is, in parallel with the operation of the first storage section 206 that sequentially stores the fail data values, the second storage section 208 may be initialized. Still more, in parallel with the operation of the first storage section 206 that sequentially stores the fail data values, the analyzer 110 can read the fail data values out of the second storage section 208 and analyze them. Further, because the second storage section 208 stores the fail data values in the same condition with the conventional failure analysis memory, the analyzer 110 can analyze the device-under-test 20 by using the same software and others with the conventional ones.
- FIG. 3 shows a second exemplary structure of the failure analysis memory 108 of the embodiment.
- the failure analysis memory of this example has the address formatter 200 , a plurality of address generating sections 202 a and 202 b , the write controller 204 , a plurality of first storage sections 206 a and 206 b , the second storage section 208 and the multiplexer 210 .
- the structure and operation of the failure analysis memory 108 of this example are the same with the structure and operation of the failure analysis memory 108 in the first example shown in FIG. 2 except of those explained below, so that their explanation will be partly omitted.
- the address generating sections 202 a and 202 b have the same function with the address generating section 202 and the first storage sections 206 a and 206 b have the same function with the first storage section 206 .
- the address formatter 200 receives the address signal from the patter generator 102 and feeds it to the first storage sections 206 a and 206 b .
- the write controller 104 receives the fail signal from the logical comparator 106 , it outputs an INC command to the address generating sections 202 a and 202 b , a write command to the first storage section 206 a or 206 b and a select command to the multiplexer 210 .
- the address generating section 202 a counts and outputs addresses to be fed to the first storage section 206 a .
- the address generating section 202 b also counts and outputs addresses to be fed to the first storage section 206 a.
- the plurality of first storage sections 206 a and 206 b store the fail address values and fail data values sequentially in different address areas based on the addresses generated by the address generating sections 202 a or 202 b as sets of data through the interleave operation.
- the plurality of first storage sections 206 a and 206 b store the fail address values and fail data values sequentially based on the control of the write controller 204 .
- the multiplexer 210 reads the set of the fail address value and fail data value from the first storage section 206 a or 206 b and feeds it to the second storage section 208 .
- the first storage section 206 a holds the fail address values and fail data values sequentially at first. Then, when a remaining memory amount of the first storage section 206 falls below a predetermined level, the write controller 204 controls the first storage section 206 b so that it holds the fail address values and fail data values instead of the first storage section 206 a and then the first storage section 206 b sequentially holds the fail address values and fail data values.
- the second storage section 208 may read the data out of the first storage section 206 a and store them during when the write operation is shifted from the first storage section 206 a to the first storage section 206 b and the first storage section 206 b stores the fail address values and fail data values. It enables one to reduce a time required for storing data from the first storage sections 206 a and 206 to the second storage section 208 after ending the test of the device-under-test 20 .
- FIG. 4 shows a first exemplary structure of the address generating section 202 of the embodiment.
- the address generating section 202 of this example has a data counting section 300 , a data number holding section 302 and a stop signal generating section 304 .
- the data counting section 300 specifies addresses in the first storage section 206 to write the fail data values in the first storage section 206 while counting a number of stored values which is a number of the fail data values stored in the first storage section 206 . Then, after ending the test of the device-under-test 20 , the data number holding section 302 receives and holds the stored number counted by the data counting section 300 during the test of the device-under-test 20 .
- the data counting section 300 specifies the addresses in the first storage section 206 to cause the first storage section 206 to output the fail data values while counting a number of fail data values read by and stored in the second storage section 208 when the second storage section 208 reads and holds the fail data values held by the first storage section 206 .
- the stop signal generating section 304 compares the stored number held by the data number holding section 300 with a number of read values being counted by the data counting section 300 . Then, when the stored number coincides with the read number, the stop signal generating section 304 generates a stop signal for stopping the process of the second storage section 208 for reading the fail data value from the first storage section 206 and feeds it to the data counting section 300 .
- the data counting section 300 stops counting of the read number, i.e., counting of addresses in the first storage section 206 . It then stops the operation of the second storage section 208 of reading the fail data values from the first storage section 206 . Accordingly, the second storage section 208 can read and write only the fail data values stored in the first storage section 206 and can omit extra reading and writing operations, reducing the time required for storing data from the first storage sections 206 a and 206 to the second storage section 208 .
- the data number holding section 302 may hold a requisite storage number that is a number of fail data values to be stored in the first storage section 206 .
- the data counting section 300 specifies addresses in the first storage section 206 to write the fail data values in the first storage section 206 while counting the stored number of the fail data values stored in the first storage section 206 .
- the stop signal generating section 304 compares the requisite storage number held by the data number holding section 300 with the stored number counted by the data counting section 300 . Then, when the requisite storage number coincides with the stored number, the stop signal generating section 304 generates the stop signal for stopping the process of the first storage section 206 for writing the fail data value and feeds it to the data counting section 300 .
- the data counting section 300 stops counting of the stored number, i.e., counting of addresses, with respect to the first storage section 206 . It stops the operation of the first storage section 206 for writing the fail data value.
- the test of the device-under-test 20 is carried out in a state in which the data number holding section 302 holds the requisite storage number which is larger than a storable number which is a number of fail data values that can be stored in the first storage section 206 .
- the first storage section 206 stores the fail data values obtained after exceeding the storable number by overwriting the fail data values obtained and stored before exceeding the storable number.
- the second storage section 208 reads and stores the fail data values stored in the first storage section 206 .
- the second storage section 208 is unable to obtain the part of the fail data values stored in the first storage section 206 before overwriting. Then, the test of the device-under-test 20 is carried out again in a state in which the data number holding section 302 holds a number below the storable number and above the number of the overwritten fail data values as a requisite possible number. Thereby, the first storage section 206 stores fail data values of the requisite storage number further. Then, after ending the test of the device-under-test 20 again, the second storage section 208 reads and stores the fail data values stored in the first storage section 206 further. Such method enables one to easily obtain data more than that of the fail data values that can be stored in the first storage section 206 .
- FIG. 5 shows a second exemplary structure of the address generating section 202 of the embodiment.
- the address generating section 202 of this example has data counting sections 300 a and 300 b , the data number holding section 302 and the stop signal generating section 304 .
- the data counting section 300 a counts a generated number which is a number of fail data values generated in the test of the device-under-test 20 and feeds it to the analyzer 110 .
- the analyzer 110 is an example of a test number calculating section of the invention and calculates a number of times of test of the device-under-test 20 necessary to store all of the fail data values generated in the test of the device-under-test 20 in the second storage section 208 by dividing the generated number counted by the data counting section 300 a by the storable number which is the number of the fail data values storable in the first storage section 206 .
- the test of the device-under-test 20 is carried out in a state in which the data number holding section 302 holds the storable number that is the number of the fail data values storable in the first storage section 206 as a requisite storage number.
- the data counting section 300 b specifies the addresses in the first storage section 206 to write the fail data values in the first storage section 206 while counting the stored number of the fail data values stored in the first storage section 206 .
- the stop signal generating section 304 compares the requisite storage number held by the data number holding section 302 with the stored number counted by the data counting section 300 b .
- the stop signal generating section 304 outputs a stop signal for stopping the process of the first storage section 206 for writing the fail data value and feeds it to the data counting section 300 b .
- the data counting section 300 b stops counting of the stored number, i.e., counting of addresses in the first storage section 206 . It stops the first storage section 206 from writing the fail data value.
- the first storage section 206 stores the fail data values of storable number.
- the second storage section 208 reads out and stores the fail data values of the storable number stored in the first storage section 206 .
- the test of the device-under-test 20 is carried out in a state in which the data number holding section 302 holds a double of the storable number which is the number of fail data values storable in the first storage section 206 as a requisite storage number.
- the first storage section 206 overwrites and stores the fail data values of the storable number further.
- the second storage section 208 reads and stores the fail data values of the storable number stored in the first storage section 206 .
- the second storage section 208 repeatedly reads and stores the fail data values stored in the second storage section 208 by each storable number while repeatedly carrying out the test of the device-under-test 20 until reaching to a number obtained by multiplying the storable number with the number of times of tests calculated by the analyzer 110 by increasing the requisite storage number held by the data number holding section 302 by each storable number. Then, the second storage section 208 stores all of the fail data values generated in the test of the device-under-test 20 . Such method enables one to obtain all of the fail data values generated in the test of the device-under-test 20 even if the fail data values that can be stored in the first storage section 206 is small.
- the second storage section 208 may repeatedly read and store the fail data values stored in the first storage section 206 by each storable number while repeatedly carrying out the test of the device-under-test 20 by increasing the requisite storage number held by the data number holding section 302 by each storable number in this example, the second storage section 208 may repeatedly read and store the fail data values stored in the first storage section 206 by each storable number while repeatedly carrying out the test of the device-under-test 20 by increasing the requisite storage number held by the data number holding section 302 by each number smaller than the storable number in another example.
- the second storage section 208 may repeatedly read and store the fail data values stored in the first storage section 206 by each storable number while repeatedly carrying out the test of the device-under-test 20 by increasing the requisite storage number held by the data number holding section 302 while changing the number to be increased.
- the analyzer 110 can analyze the device-under-test 20 by using the same software and others with the conventional ones.
- the invention is capable of providing the test apparatus that can realize the test of the device-under-test 20 whose operating speed is high in a small scale and at low cost.
Abstract
Description
- The present application is a continuation application of PCT/JP2004/004006 filed on Mar. 24, 2004, which claims priority from a Japanese Patent Application No. 2003-112124 filed on Apr. 16, 2003, the content of which is incorporated herein by reference.
- 1. Technological Field
- The present invention relates to a test apparatus. More particularly, the invention relates to a test apparatus for testing a device-under-test.
- 2. Background Art
- A memory test apparatus applies and writes an address signal and a test signal generated by a pattern generator to a memory-under-test. It then compares the test signal read out of the memory-under-test with an expected value signal generated by the pattern generator corresponding to the test apparatus and stores the comparison result to a failure analysis memory. After that, the memory test apparatus analyzes the comparison result stored in the failure analysis memory to judge if the memory-under-test is failure-free.
- With the recent increase of speed of operating frequency of MPU, operating speed of a memory-under-test such as DRAM is also increasing. However, the failure analysis memory used in the conventional memory test apparatus is composed of SRAMs whose improvement in terms of memory capacity is slow as compared to the DRAM. Therefore, the failure analysis memory having the equal operating speed and memory capacity with those of the memory-under-test is realized by composing the failure analysis memory by a plurality of SRAMs so as to operate through interleave operation.
- However, the operating speed of the memory-under-test such as DRAM is increasing continuously even now and it requires a very large number of SRAMs in order to realize the equal operating speed with that of the memory-under-test through the interleave operation of the plurality of SRAMs.
- For example, if a test of a memory-under-test having 125 MHz of operating frequency has been realized through the interleave operation of four ways by using four SRAMs, 32 SRAMs must be used and interleave operation of 32 ways must be carried out in order to realize a test of a memory-under-test having 1 GHz of operating frequency.
- Still more, because a memory capacity of one SRAM is 1/16 to ⅛ of a memory capacity of one DRAM in general, at least 256 SRAMs are necessary in order to realize the test of the memory-under-test having 1 GHz of operating frequency.
- Still more, it is a common practice to reduce a testing cost by simultaneously carrying out the tests of a plural number of memory-under-test by the memory test apparatus and simultaneous testing of 128 memories-under-test is being widely carried out. Accordingly, if 256 SRAMs are necessary for testing one memory-under-test, 32,768 SRAMs are necessary to test 128 memories-under-test in the same time. Therefore, there has been a problem that the memory test apparatus becomes a very large and expensive apparatus just by the failure analysis memory and its peripheral circuits.
- Accordingly, it is an object of the invention to provide a test apparatus capable of solving the above-mentioned problem. This object may be achieved through the combination of features described in independent claims of the invention. Dependent claims thereof specify preferable embodiments of the invention.
- In order to achieve the above-mentioned object, according to an aspect of the invention, a test apparatus for testing a device-under-test has a pattern generator for generating an address signal and a test signal to be fed to the device-under-test and an expected value signal to be outputted from the device-under-test to which the test signal has been fed, a logical comparator for comparing an output value outputted from the device-under-test in correspondence to the test signal with the expected value signal and for generating a fail signal when the output signal does not coincide with the expected value signal and a failure analysis memory for storing the fail signal generated by the logical comparator in an address area specified by the address signal generated by the pattern generator. The failure analysis memory has a first storage section for storing a fail address value which is a value of the address signal generated by the pattern generator and a fail data value which is a value of the fail signal generated by the logical comparator sequentially in different address areas as a set of data and a second storage section for reading the set of the fail address value and the fail data value from the first storage section to store the fail data value in the address area specified by the fail address value.
- The failure analysis memory may have a plurality of first storage sections. The plurality of first storage sections may store the fail address value which is a value of the address signal generated by the pattern generator and the fail data value which is a value of the fail signal generated by the logical comparator sequentially to different address areas as a set of data through interleave operations.
- The second storage section may read data held in the address area specified by the fail address value read out of the first storage section and may store OR of the data and the fail data value read out of the first storage section to the address area specified by the fail address value read out of the first storage section.
- The failure analysis memory may also have a data counting section for counting a stored number which is a number of the fail data values stored in the first storage section or a read number which is a number of the fail data values read and stored by the second storage section from the first storage section, a data number holding section for holding the stored number counted by the data counting section and a stop signal generating section for comparing the stored number held by the data number holding section with the read number counted by the data counting section after when the data number holding section holds the stored number and the data counting section is initialized and when the stored number coincides with the read number, generating a stop signal for stopping the process of the second storage section for reading the fail data value out of the first storage section.
- The test apparatus may further have a data counting section for counting a stored number which is a number of the fail data values stored in the first storage section, a data number holding section for holding a requisite storage number which is a number of the fail data values to be stored in the first storage section and a stop signal generating section for comparing the stored number counted by the data counting section with the requisite storage number held by the data number holding section and when the stored number coincides with the requisite storage number, generating a stop signal for stopping the process of the first storage section for storing the fail data value, and when the test of the device-under-test is carried out in a state in which the data number holding section holds the requisite storage number which is larger than a storable number which is a number of the fail data values storable in the first storage section, the first storage section stores the fail data values obtained after exceeding the storable number by overwriting to the fail data values obtained and stored before exceeding the storable number after storing the fail data values of the storable number and the second storage section reads and stores the fail data values stored in the first storage section, and when the test of the device-under-test is carried out again in a state in which the data number holding section holds a number which is less than the storable number as the requisite storage number, the first storage section stores the fail data values of the requisite storage number further and the second storage section reads and stores the fail data values stored in the first storage section further.
- The test apparatus may further have a first data counting section for counting a generated number which is a number of the fail data values generated in the test of the device-under-test, a test number calculating section for calculating a number of times of tests required for the second storage section to store all of the fail data values generated in the test of the device-under-test by dividing the generated number counted by the first data counting section with a storable number which is a number of the fail data values storable in the first storage section, a data number holding section for holding a requisite storage number which is a number of the fail data values to be stored in the first storage section, a second data counting section for counting a stored number which is a number of the fail data values stored in the first storage section and a stop signal generating section for comparing the requisite storage number held by the data number holding section with the stored number counted by the second data counting section and when the requisite storage number coincides with the stored number, generating a stop signal for stopping the process of the first storage section for storing the fail data value, and, when the test of the device-under-test is carried out in a state in which the data number holding section holds the storable number as the requisite storage number, the first storage section stores the fail data values of the storable number and the second storage section reads and stores the fail data values stored in the first storage section, and when the test of the device-under-test is carried out again in a state in which the data number holding section holds a double of the storable number as the requisite storage number, the first storage section stores by overwriting the fail data values of the storable number further after storing the fail data values of the storable number and the second storage section reads and stores the fail data values stored in the first storage section, and then the second storage section repeatedly reads and stores the fail data values stored in the first storage section to store all of the fail data values generated in the test of the device-under-test while repeatedly carrying out the test of the device-under-test until reaching to a number obtained by multiplying the storable number with the number of times of tests by increasing the storable number held by the data number holding section by each storable number.
- The second storage section may be initialized in parallel with the operation of the first storage section that sequentially stores the fail data values.
- The test apparatus may further include an analyzer that reads and analyzes the fail data value stored in the second storage section during when the first storage section sequentially stores the fail data values.
- It is noted that the summary of the invention described above does not necessarily describe all necessary features of the invention. The invention may also be a sub-combination of the features described above.
-
FIG. 1 shows one exemplary structure of atest apparatus 10. -
FIG. 2 shows a first exemplary structure of a failure analysis memory. -
FIG. 3 shows a second exemplary structure of the failure analysis memory. -
FIG. 4 shows a first exemplary structure of an address generatingsection 202. -
FIG. 5 shows a second exemplary structure of theaddress generating section 202. - The invention will now be described based on preferred embodiments, which do not intend to limit the scope of the invention, but exemplify the invention. All of the features and the combinations thereof described in the embodiments are not necessarily essential to the invention.
-
FIG. 1 shows one exemplary structure of atest apparatus 10 according to one embodiment of the invention. Thetest apparatus 10 has atiming generator 100, apattern generator 102, awaveform shaper 104, alogical comparator 106, afailure analysis memory 108 and ananalyzer 110. Thetest apparatus 10 carries out a test by applying a test signal to a device-under-test 20. The device-under-test 20 is a memory to be tested such as a DRAM for example. - The
pattern generator 102 generates an address signal as well as a test signal containing a data signal and a control signal to be fed to the device-under-test 20 corresponding to reference clock generated by thetiming generator 100. Thepattern generator 102 also generates an expected value signal to be outputted from the device-under-test 20, to which the test signal has been fed, in correspondence to the test signal fed thereto. While thepattern generator 102 feeds the address signal and the test signal to thewaveform shaper 104, it also feeds the address signal to thefailure analysis memory 108 and the expected value signal to thelogical comparator 106. Thewaveform shaper 104 shapes the address signal and the test signal received from thepattern generator 102 and feeds them to the device-under-test 20. - The
logical comparator 106 compares an output signal outputted from the device-under-test 20 corresponding to the test signal fed from thewaveform shaper 104 and the expected value signal received from thepattern generator 102 to judge if the device-under-test 20 is failure-free. Then, thelogical comparator 106 generates a fail signal when the output signal outputted from the device-under-test 20 does not coincide with the expected value signal received from thepattern generator 102. Thelogical comparator 106 feeds the fail signal to thefailure analysis memory 108. Receiving the address signal from thepattern generator 102, thefailure analysis memory 108 stores the fail signal generated by thelogical comparator 106 in an address area specified by the address signal. - The
analyzer 110 is a workstation for example and reads the fail signal stored in thefailure analysis memory 108 after ending the test of the device-under-test 20 to identify a failure memory cell, to find a distribution of failure memory cells and to analyze a cause of the failure. Then, it feeds back the analyzed result to a memory manufacturing process to improve the yield. -
FIG. 2 shows a first exemplary structure of thefailure analysis memory 108 of the present embodiment. Thefailure analysis memory 108 of the present embodiment has anaddress formatter 200, an address generatingsection 202, awrite controller 204, afirst storage section 206 and asecond storage section 208. - The
address formatter 200 receives the address signal from thepattern generator 102 and feeds it to thefirst storage section 206. The address signal contains row and column addresses. When thewrite controller 204 receives the fail signal from thelogical comparator 106, it outputs an INC command to theaddress generating section 202 and a write command to thefirst storage section 206. The address generatingsection 202 feeds the address to thefirst storage section 206 while incrementing the address in accordance to the INC command from thewrite controller 204. - The
first storage section 206 is a memory for holding the fail signal temporally during the test of the device-under-test 20 and stores a fail address value which is a value of the address signal generated by thepattern generator 102 and a fail data value which is a value of the fail signal generated by thelogical comparator 106 sequentially in different address areas as one set of data based on the address generated by theaddress generating section 202. Operating speed of thefirst storage section 206, e.g., speed for storing data, is preferable to be equal with operating speed of the device-under-test 20, e.g., its speed for storing data. A memory capacity of thefirst storage section 206 may be smaller than a memory capacity of the device-under-test 20. - The
second storage section 208 is a memory such as SRAM for reading out and holding the fail signal from thefirst storage section 206 after testing the device-under-test 20. It reads the set of the fail address value and fail data value out of thefirst storage section 206 and stores the fail data value in an address area specified by the fail address value. In concrete, thesecond storage section 208 reads out data held in the address area specified by the fail address value read out of thefirst storage section 206 and stores OR of the data and the fail data value read out of thefirst storage section 206 in the address area specified by the fail address value read out of thefirst storage section 206. That is, thesecond storage section 208 writes the fail data value through read-modify-write operations. - Operating speed of the
second storage section 208 may be slower than the operating speed of the device-under-test 20. Still more, the operating speed of thesecond storage section 208 may be slower than the operating speed of thefirst storage section 206. A memory capacity of thesecond storage section 208 is preferable to be larger than the memory capacity of thefirst storage section 206 and to be equal with the memory capacity of the device-under-test 20. - The
test apparatus 10 may be operated efficiently by thus configuring thefailure analysis memory 108 by thefirst storage section 206 for sequentially storing the fail address values and fail data values following the tests and thesecond storage section 208 for storing the fail data values by reading out of thefirst storage section 206 after ending the test. That is, in parallel with the operation of thefirst storage section 206 that sequentially stores the fail data values, thesecond storage section 208 may be initialized. Still more, in parallel with the operation of thefirst storage section 206 that sequentially stores the fail data values, theanalyzer 110 can read the fail data values out of thesecond storage section 208 and analyze them. Further, because thesecond storage section 208 stores the fail data values in the same condition with the conventional failure analysis memory, theanalyzer 110 can analyze the device-under-test 20 by using the same software and others with the conventional ones. -
FIG. 3 shows a second exemplary structure of thefailure analysis memory 108 of the embodiment. The failure analysis memory of this example has theaddress formatter 200, a plurality ofaddress generating sections write controller 204, a plurality offirst storage sections second storage section 208 and themultiplexer 210. The structure and operation of thefailure analysis memory 108 of this example are the same with the structure and operation of thefailure analysis memory 108 in the first example shown inFIG. 2 except of those explained below, so that their explanation will be partly omitted. It is noted that theaddress generating sections address generating section 202 and thefirst storage sections first storage section 206. - The
address formatter 200 receives the address signal from thepatter generator 102 and feeds it to thefirst storage sections write controller 104 receives the fail signal from thelogical comparator 106, it outputs an INC command to theaddress generating sections first storage section multiplexer 210. In accordance to the INC command from thewrite controller 204, theaddress generating section 202 a counts and outputs addresses to be fed to thefirst storage section 206 a. In accordance to the INC command from thewrite controller 204, theaddress generating section 202 b also counts and outputs addresses to be fed to thefirst storage section 206 a. - The plurality of
first storage sections address generating sections first storage sections write controller 204. In accordance to the select command of thewrite controller 204, themultiplexer 210 reads the set of the fail address value and fail data value from thefirst storage section second storage section 208. - In another example, the
first storage section 206 a holds the fail address values and fail data values sequentially at first. Then, when a remaining memory amount of thefirst storage section 206 falls below a predetermined level, thewrite controller 204 controls thefirst storage section 206 b so that it holds the fail address values and fail data values instead of thefirst storage section 206 a and then thefirst storage section 206 b sequentially holds the fail address values and fail data values. Thesecond storage section 208 may read the data out of thefirst storage section 206 a and store them during when the write operation is shifted from thefirst storage section 206 a to thefirst storage section 206 b and thefirst storage section 206 b stores the fail address values and fail data values. It enables one to reduce a time required for storing data from thefirst storage sections second storage section 208 after ending the test of the device-under-test 20. -
FIG. 4 shows a first exemplary structure of theaddress generating section 202 of the embodiment. Theaddress generating section 202 of this example has adata counting section 300, a datanumber holding section 302 and a stopsignal generating section 304. Thedata counting section 300 specifies addresses in thefirst storage section 206 to write the fail data values in thefirst storage section 206 while counting a number of stored values which is a number of the fail data values stored in thefirst storage section 206. Then, after ending the test of the device-under-test 20, the datanumber holding section 302 receives and holds the stored number counted by thedata counting section 300 during the test of the device-under-test 20. - Next, after being initialized, the
data counting section 300 specifies the addresses in thefirst storage section 206 to cause thefirst storage section 206 to output the fail data values while counting a number of fail data values read by and stored in thesecond storage section 208 when thesecond storage section 208 reads and holds the fail data values held by thefirst storage section 206. The stopsignal generating section 304 compares the stored number held by the datanumber holding section 300 with a number of read values being counted by thedata counting section 300. Then, when the stored number coincides with the read number, the stopsignal generating section 304 generates a stop signal for stopping the process of thesecond storage section 208 for reading the fail data value from thefirst storage section 206 and feeds it to thedata counting section 300. - Receiving the stop signal generated by the stop
signal generating section 304, thedata counting section 300 stops counting of the read number, i.e., counting of addresses in thefirst storage section 206. It then stops the operation of thesecond storage section 208 of reading the fail data values from thefirst storage section 206. Accordingly, thesecond storage section 208 can read and write only the fail data values stored in thefirst storage section 206 and can omit extra reading and writing operations, reducing the time required for storing data from thefirst storage sections second storage section 208. - Still more, in another example, the data
number holding section 302 may hold a requisite storage number that is a number of fail data values to be stored in thefirst storage section 206. Then, thedata counting section 300 specifies addresses in thefirst storage section 206 to write the fail data values in thefirst storage section 206 while counting the stored number of the fail data values stored in thefirst storage section 206. The stopsignal generating section 304 compares the requisite storage number held by the datanumber holding section 300 with the stored number counted by thedata counting section 300. Then, when the requisite storage number coincides with the stored number, the stopsignal generating section 304 generates the stop signal for stopping the process of thefirst storage section 206 for writing the fail data value and feeds it to thedata counting section 300. Receiving the stop signal generated by the stopsignal generating section 304, thedata counting section 300 stops counting of the stored number, i.e., counting of addresses, with respect to thefirst storage section 206. It stops the operation of thefirst storage section 206 for writing the fail data value. - The test of the device-under-
test 20 is carried out in a state in which the datanumber holding section 302 holds the requisite storage number which is larger than a storable number which is a number of fail data values that can be stored in thefirst storage section 206. Thereby, after storing the fail data values of the storable number, thefirst storage section 206 stores the fail data values obtained after exceeding the storable number by overwriting the fail data values obtained and stored before exceeding the storable number. Then, after ending the test of the device-under-test 20, thesecond storage section 208 reads and stores the fail data values stored in thefirst storage section 206. - Here, because the overwritten fail data values are stored in the
first storage section 206, thesecond storage section 208 is unable to obtain the part of the fail data values stored in thefirst storage section 206 before overwriting. Then, the test of the device-under-test 20 is carried out again in a state in which the datanumber holding section 302 holds a number below the storable number and above the number of the overwritten fail data values as a requisite possible number. Thereby, thefirst storage section 206 stores fail data values of the requisite storage number further. Then, after ending the test of the device-under-test 20 again, thesecond storage section 208 reads and stores the fail data values stored in thefirst storage section 206 further. Such method enables one to easily obtain data more than that of the fail data values that can be stored in thefirst storage section 206. -
FIG. 5 shows a second exemplary structure of theaddress generating section 202 of the embodiment. Theaddress generating section 202 of this example hasdata counting sections number holding section 302 and the stopsignal generating section 304. - The
data counting section 300 a counts a generated number which is a number of fail data values generated in the test of the device-under-test 20 and feeds it to theanalyzer 110. Theanalyzer 110 is an example of a test number calculating section of the invention and calculates a number of times of test of the device-under-test 20 necessary to store all of the fail data values generated in the test of the device-under-test 20 in thesecond storage section 208 by dividing the generated number counted by thedata counting section 300 a by the storable number which is the number of the fail data values storable in thefirst storage section 206. - The test of the device-under-
test 20 is carried out in a state in which the datanumber holding section 302 holds the storable number that is the number of the fail data values storable in thefirst storage section 206 as a requisite storage number. Thedata counting section 300 b specifies the addresses in thefirst storage section 206 to write the fail data values in thefirst storage section 206 while counting the stored number of the fail data values stored in thefirst storage section 206. The stopsignal generating section 304 compares the requisite storage number held by the datanumber holding section 302 with the stored number counted by thedata counting section 300 b. Then, when the requisite storage number coincides with the stored number, the stopsignal generating section 304 outputs a stop signal for stopping the process of thefirst storage section 206 for writing the fail data value and feeds it to thedata counting section 300 b. Receiving the stop signal generated by the stopsignal generating section 304, thedata counting section 300 b stops counting of the stored number, i.e., counting of addresses in thefirst storage section 206. It stops thefirst storage section 206 from writing the fail data value. Through the operations described above, thefirst storage section 206 stores the fail data values of storable number. Then, after ending the test of the device-under-test 20, thesecond storage section 208 reads out and stores the fail data values of the storable number stored in thefirst storage section 206. - Next, the test of the device-under-
test 20 is carried out in a state in which the datanumber holding section 302 holds a double of the storable number which is the number of fail data values storable in thefirst storage section 206 as a requisite storage number. Thereby, after storing the fail data values of the storable number, thefirst storage section 206 overwrites and stores the fail data values of the storable number further. Then, after ending the test of the device-under-test 20, thesecond storage section 208 reads and stores the fail data values of the storable number stored in thefirst storage section 206. - After that, the
second storage section 208 repeatedly reads and stores the fail data values stored in thesecond storage section 208 by each storable number while repeatedly carrying out the test of the device-under-test 20 until reaching to a number obtained by multiplying the storable number with the number of times of tests calculated by theanalyzer 110 by increasing the requisite storage number held by the datanumber holding section 302 by each storable number. Then, thesecond storage section 208 stores all of the fail data values generated in the test of the device-under-test 20. Such method enables one to obtain all of the fail data values generated in the test of the device-under-test 20 even if the fail data values that can be stored in thefirst storage section 206 is small. - Although the
second storage section 208 repeatedly reads and stores the fail data values stored in thefirst storage section 206 by each storable number while repeatedly carrying out the test of the device-under-test 20 by increasing the requisite storage number held by the datanumber holding section 302 by each storable number in this example, thesecond storage section 208 may repeatedly read and store the fail data values stored in thefirst storage section 206 by each storable number while repeatedly carrying out the test of the device-under-test 20 by increasing the requisite storage number held by the datanumber holding section 302 by each number smaller than the storable number in another example. Still more, thesecond storage section 208 may repeatedly read and store the fail data values stored in thefirst storage section 206 by each storable number while repeatedly carrying out the test of the device-under-test 20 by increasing the requisite storage number held by the datanumber holding section 302 while changing the number to be increased. - According to the
test apparatus 10 of the present embodiment, because thefirst storage section 206 stores the fail address values and fail data values sequentially as a set of data and the memory capacity may be effectively and actively used, the number of thefirst storage sections 206 may be reduced. Still more, because the set of the fail address values and fail data values stored in thefirst storage section 206 is developed in thesecond storage section 208 and the fail data values are stored in the same condition with the conventional failure analysis memory, theanalyzer 110 can analyze the device-under-test 20 by using the same software and others with the conventional ones. - Although the invention has been described by way of the exemplary embodiments, it should be understood that those skilled in the art might make many changes and substitutions without departing from the spirit and scope of the invention. It is obvious from the definition of the appended claims that the embodiments with such modifications also belong to the scope of the invention.
- As it is apparent from the above description, the invention is capable of providing the test apparatus that can realize the test of the device-under-
test 20 whose operating speed is high in a small scale and at low cost.
Claims (8)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-112124 | 2003-04-16 | ||
JP2003112124A JP4241157B2 (en) | 2003-04-16 | 2003-04-16 | Test equipment |
PCT/JP2004/004006 WO2004092755A1 (en) | 2003-04-16 | 2004-03-24 | Test device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/004006 Continuation WO2004092755A1 (en) | 2003-04-16 | 2004-03-24 | Test device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060026482A1 true US20060026482A1 (en) | 2006-02-02 |
US7337381B2 US7337381B2 (en) | 2008-02-26 |
Family
ID=33296024
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/243,893 Active 2024-07-01 US7337381B2 (en) | 2003-04-16 | 2005-10-05 | Memory tester having defect analysis memory with two storage sections |
Country Status (7)
Country | Link |
---|---|
US (1) | US7337381B2 (en) |
JP (1) | JP4241157B2 (en) |
KR (1) | KR100840814B1 (en) |
CN (1) | CN100480719C (en) |
DE (1) | DE112004000676T5 (en) |
TW (1) | TWI317816B (en) |
WO (1) | WO2004092755A1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060274563A1 (en) * | 2005-04-12 | 2006-12-07 | Stakely Barry L | Self-test circuit for high-definition multimedia interface integrated circuits |
US20080215939A1 (en) * | 2007-02-08 | 2008-09-04 | Samsung Electronics Co., Ltd. | Semiconductor memory device with fail-bit storage unit and method for parallel bit testing |
US20080243409A1 (en) * | 2007-03-29 | 2008-10-02 | Princeton Technology Corporation | Circuit testing apparatus |
US20090249137A1 (en) * | 2008-03-31 | 2009-10-01 | Advantest Corporation | Testing module, testing apparatus and testing method |
WO2010120449A2 (en) * | 2009-04-16 | 2010-10-21 | Freescale Semiconductor Inc. | Memory testing with snoop capabilities in a data processing system |
US20110087164A1 (en) * | 2008-04-01 | 2011-04-14 | Yukon Medical, Llc | Dual container fluid transfer device |
USD655017S1 (en) | 2010-06-17 | 2012-02-28 | Yukon Medical, Llc | Shroud |
USD681230S1 (en) | 2011-09-08 | 2013-04-30 | Yukon Medical, Llc | Shroud |
US20150039951A1 (en) * | 2013-07-31 | 2015-02-05 | Unitest Inc. | Apparatus and method for acquiring data of fast fail memory |
USD769444S1 (en) | 2012-06-28 | 2016-10-18 | Yukon Medical, Llc | Adapter device |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4514028B2 (en) * | 2004-05-20 | 2010-07-28 | ルネサスエレクトロニクス株式会社 | Fault diagnosis circuit and fault diagnosis method |
JP4731931B2 (en) | 2005-02-03 | 2011-07-27 | Tti・エルビュー株式会社 | Iontophoresis device |
US8386030B2 (en) | 2005-08-08 | 2013-02-26 | Tti Ellebeau, Inc. | Iontophoresis device |
US8295922B2 (en) | 2005-08-08 | 2012-10-23 | Tti Ellebeau, Inc. | Iontophoresis device |
JPWO2007032446A1 (en) | 2005-09-15 | 2009-03-19 | Tti・エルビュー株式会社 | Rod iontophoresis device |
US7848801B2 (en) | 2005-12-30 | 2010-12-07 | Tti Ellebeau, Inc. | Iontophoretic systems, devices, and methods of delivery of active agents to biological interface |
JP4805693B2 (en) | 2006-03-01 | 2011-11-02 | Tti・エルビュー株式会社 | Iontophoresis device and manufacturing method thereof |
US7998745B2 (en) | 2006-09-05 | 2011-08-16 | Tti Ellebeau, Inc. | Impedance systems, devices, and methods for evaluating iontophoretic properties of compounds |
KR20090060279A (en) | 2006-09-05 | 2009-06-11 | 티티아이 엘뷰 가부시키가이샤 | Non-destructive systems, devices, and methods for evaluating iontophoresis drug delivery devices |
JP5383497B2 (en) | 2006-12-01 | 2014-01-08 | Tti・エルビュー株式会社 | System and device for powering and / or controlling a device, for example a transdermal delivery device |
DE102006059156B4 (en) * | 2006-12-14 | 2008-11-06 | Advanced Micro Devices, Inc., Sunnyvale | Method for testing an integrated circuit chip with at least two circuit cores and integrated circuit chip and test system |
JP2012174313A (en) | 2011-02-23 | 2012-09-10 | Advantest Corp | Testing device |
CN103745751B (en) * | 2013-12-23 | 2017-01-18 | 华为技术有限公司 | Failure alarming method and device |
US10318700B2 (en) | 2017-09-05 | 2019-06-11 | International Business Machines Corporation | Modifying a manufacturing process of integrated circuits based on large scale quality performance prediction and optimization |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5396504A (en) * | 1991-06-29 | 1995-03-07 | Samsung Electronics Co., Ltd. | Error correction system of digital data |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2831767B2 (en) * | 1990-01-10 | 1998-12-02 | 株式会社アドバンテスト | Semiconductor memory test equipment |
JPH05157769A (en) * | 1991-12-05 | 1993-06-25 | Hitachi Denshi Ltd | Digital oscilloscope |
JP3089193B2 (en) * | 1995-07-31 | 2000-09-18 | 日立電子エンジニアリング株式会社 | IC test equipment |
JPH1083696A (en) * | 1996-09-09 | 1998-03-31 | Advantest Corp | Semiconductor memory test device |
-
2003
- 2003-04-16 JP JP2003112124A patent/JP4241157B2/en not_active Expired - Fee Related
-
2004
- 2004-03-24 DE DE112004000676T patent/DE112004000676T5/en not_active Withdrawn
- 2004-03-24 KR KR1020057019482A patent/KR100840814B1/en active IP Right Grant
- 2004-03-24 CN CNB2004800100377A patent/CN100480719C/en not_active Expired - Fee Related
- 2004-03-24 WO PCT/JP2004/004006 patent/WO2004092755A1/en active Application Filing
- 2004-04-01 TW TW093109033A patent/TWI317816B/en active
-
2005
- 2005-10-05 US US11/243,893 patent/US7337381B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5396504A (en) * | 1991-06-29 | 1995-03-07 | Samsung Electronics Co., Ltd. | Error correction system of digital data |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060274563A1 (en) * | 2005-04-12 | 2006-12-07 | Stakely Barry L | Self-test circuit for high-definition multimedia interface integrated circuits |
US7617064B2 (en) * | 2005-04-12 | 2009-11-10 | Analog Devices, Inc. | Self-test circuit for high-definition multimedia interface integrated circuits |
US20100023825A1 (en) * | 2005-04-12 | 2010-01-28 | Analog Devices, Inc. | Self-test circuit for high-definition multimedia interface integrated circuits |
US8014968B2 (en) | 2005-04-12 | 2011-09-06 | Analog Devices, Inc. | Self-test circuit for high-definition multimedia interface integrated circuits |
US20080215939A1 (en) * | 2007-02-08 | 2008-09-04 | Samsung Electronics Co., Ltd. | Semiconductor memory device with fail-bit storage unit and method for parallel bit testing |
US20080243409A1 (en) * | 2007-03-29 | 2008-10-02 | Princeton Technology Corporation | Circuit testing apparatus |
US7706999B2 (en) * | 2007-03-29 | 2010-04-27 | Princeton Technology Corporation | Circuit testing apparatus |
US20090249137A1 (en) * | 2008-03-31 | 2009-10-01 | Advantest Corporation | Testing module, testing apparatus and testing method |
US8010851B2 (en) * | 2008-03-31 | 2011-08-30 | Advantest Corporation | Testing module, testing apparatus and testing method |
US20110087164A1 (en) * | 2008-04-01 | 2011-04-14 | Yukon Medical, Llc | Dual container fluid transfer device |
US8821436B2 (en) | 2008-04-01 | 2014-09-02 | Yukon Medical, Llc | Dual container fluid transfer device |
WO2010120449A3 (en) * | 2009-04-16 | 2011-01-20 | Freescale Semiconductor Inc. | Memory testing with snoop capabilities in a data processing system |
US20100268999A1 (en) * | 2009-04-16 | 2010-10-21 | Morrison Gary R | Memory testing with snoop capabilities in a data processing system |
WO2010120449A2 (en) * | 2009-04-16 | 2010-10-21 | Freescale Semiconductor Inc. | Memory testing with snoop capabilities in a data processing system |
CN102369512A (en) * | 2009-04-16 | 2012-03-07 | 飞思卡尔半导体公司 | Memory testing with snoop capabilities in a data processing system |
US8312331B2 (en) | 2009-04-16 | 2012-11-13 | Freescale Semiconductor, Inc. | Memory testing with snoop capabilities in a data processing system |
USD655017S1 (en) | 2010-06-17 | 2012-02-28 | Yukon Medical, Llc | Shroud |
USD681230S1 (en) | 2011-09-08 | 2013-04-30 | Yukon Medical, Llc | Shroud |
USD769444S1 (en) | 2012-06-28 | 2016-10-18 | Yukon Medical, Llc | Adapter device |
US20150039951A1 (en) * | 2013-07-31 | 2015-02-05 | Unitest Inc. | Apparatus and method for acquiring data of fast fail memory |
US9312030B2 (en) * | 2013-07-31 | 2016-04-12 | Unitest Inc. | Apparatus and method for acquiring data of fast fail memory |
Also Published As
Publication number | Publication date |
---|---|
TW200506403A (en) | 2005-02-16 |
WO2004092755A1 (en) | 2004-10-28 |
KR100840814B1 (en) | 2008-06-23 |
JP2004317317A (en) | 2004-11-11 |
KR20050121726A (en) | 2005-12-27 |
JP4241157B2 (en) | 2009-03-18 |
DE112004000676T5 (en) | 2007-09-27 |
US7337381B2 (en) | 2008-02-26 |
CN1774641A (en) | 2006-05-17 |
TWI317816B (en) | 2009-12-01 |
CN100480719C (en) | 2009-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7337381B2 (en) | Memory tester having defect analysis memory with two storage sections | |
US6477672B1 (en) | Memory testing apparatus | |
US5831989A (en) | Memory testing apparatus | |
JP3558252B2 (en) | Semiconductor memory test equipment | |
US5717694A (en) | Fail analysis device for semiconductor memory test system | |
KR100212594B1 (en) | Flash memory test apparatus. | |
US20020071325A1 (en) | Built-in self-test arrangement for integrated circuit memory devices | |
US6297997B1 (en) | Semiconductor device capable of reducing cost of analysis for finding replacement address in memory array | |
US6353563B1 (en) | Built-in self-test arrangement for integrated circuit memory devices | |
US7661043B2 (en) | Test apparatus, and method of manufacturing semiconductor memory | |
US7441166B2 (en) | Testing apparatus and testing method | |
US6504773B2 (en) | Memory testing method and memory testing apparatus | |
US7114110B2 (en) | Semiconductor device, and the method of testing or making of the semiconductor device | |
US6425095B1 (en) | Memory testing apparatus | |
US6594788B1 (en) | Method of analyzing a relief of failure cell in a memory and memory testing apparatus having a failure relief analyzer using the method | |
US7757134B2 (en) | Test apparatus for testing a memory and electronic device housing a circuit | |
US6711705B1 (en) | Method of analyzing a relief of failure cell in a memory and memory testing apparatus having a failure relief analyzer using the method | |
US7299395B2 (en) | Test apparatus | |
KR19980032494A (en) | Memory tester | |
US20030204783A1 (en) | Repair analyzer of dram in semiconductor integrated circuit using built-in CPU | |
KR100973859B1 (en) | Testing device, and testing method | |
US6571353B1 (en) | Fail information obtaining device and semiconductor memory tester using the same | |
US6684355B2 (en) | Memory testing apparatus and method | |
KR100199217B1 (en) | Semiconductor memory tester | |
US20060069528A9 (en) | Memory defect remedy analyzing method and memory test instrument |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANTEST CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJISAKI, KENICHI;REEL/FRAME:017070/0294 Effective date: 20050927 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ADVANTEST CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:ADVANTEST CORPORATION;REEL/FRAME:047987/0626 Effective date: 20181112 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |