US20060088974A1 - Method of affecting rram characteristics by doping pcmo thin films - Google Patents
Method of affecting rram characteristics by doping pcmo thin films Download PDFInfo
- Publication number
- US20060088974A1 US20060088974A1 US10/971,387 US97138704A US2006088974A1 US 20060088974 A1 US20060088974 A1 US 20060088974A1 US 97138704 A US97138704 A US 97138704A US 2006088974 A1 US2006088974 A1 US 2006088974A1
- Authority
- US
- United States
- Prior art keywords
- pcmo
- doped
- spin
- wafer
- transition metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
- C23C18/12—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material
- C23C18/1204—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material inorganic material, e.g. non-oxide and non-metallic such as sulfides, nitrides based compounds
- C23C18/1208—Oxides, e.g. ceramics
- C23C18/1216—Metal oxides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
- C23C18/12—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material
- C23C18/1225—Deposition of multilayers of inorganic material
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
- C23C18/12—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material
- C23C18/125—Process of deposition of the inorganic material
- C23C18/1283—Control of temperature, e.g. gradual temperature increase, modulation of temperature
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
- C23C18/12—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material
- C23C18/125—Process of deposition of the inorganic material
- C23C18/1295—Process of deposition of the inorganic material with after-treatment of the deposited inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8836—Complex metal oxides, e.g. perovskites, spinels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/20—Resistors
Definitions
- This invention relates to the preparation of a P 0.7 Ca 0.3 MnO 3 (PCMO) spin-coating, thin film precursor and the doping of a PCMO layer, in order to modify the PCMO thin film's reversible resistance switch properties.
- PCMO P 0.7 Ca 0.3 MnO 3
- PCMO thin films described therein were grown on epitaxial YBa 2 Cu 3 O 7 (YBCO), or partial epitaxial Pt/LAO (LaAlO 3 ), substrates via pulsed laser abrasion (PLA) techniques.
- XRD polar figures disclosed in the cited references indicate conventional epitaxial properties of PCMO thin films, and indicate that colossal magnetoresistance (CMR) materials have reversible resistance change property at room temperature.
- PCMO Spin Coating Deposition The structure of a PCMO thin film integrated with a silicon wafer is known, and methods to achieve electrically reversible resistance changes are also known.
- a method for the synthesis of a stable spin-coating PCMO precursor solution through the pre-thermal treatment of Mn(OAc) 3 (2H 2 O) is disclosed in PCMO Spin Coating Deposition , Ser. No. 10/759,468, filed Jan. 15, 2004.
- a method of fabricating a doped-PCMO thin film layer includes preparing a PCMO precursor solution, including: dehydrating Ca(OAc) 2 (H 2 O) and Mn(OAc) 3 (2H 2 O); mixing Pr(OAc) 3 (H 2 O), Ca(OAc) 2 (H 2 O) and Mn(OAc) 3 (2H 2 O); adding a transition metal additive to the PCMO precursor solution; dissolving the PCMO chemicals and transition metal additive in an organic solvent; heating the doped-PCMO precursor solution at between about 90° to 120° for between about one hour to eight hours; filtering the doped-PCMO through a 0.2 ⁇ m filter; thereby forming doped-PCMO spin-coating solution; spin-coating the doped-PCMO spin-coating solution onto a wafer by: injecting the doped-PCMO spin-coating solution onto a wafer surface; spinning the wafer at about 2500 RPM for about 45 seconds; baking the coated wafer at about 180° for about one minute; ramping the baking temperature
- FIG. 1 depicts steps in preparation of a doped PCMO precursor and spin-coating process used in the method of the invention.
- FIG. 2 depicts properties of a Cr-doped PCMO thin film resistance switch.
- FIGS. 3-6 depict Cr-doped PCMO thin film characteristics.
- FIGS. 7 and 8 depict temperature dependent characteristics of Cr-doped PCMO thin films.
- FIG. 9 depicts the effect of Cr-doped PCMO thin film on resistance measurements
- PCMO Pr 0.7 Ca 0.3 MnO 3
- the method of the invention herein provides a method of doping a PCMO thin film for use in RRAM devices, to adjust the electrical properties thereof so that a doped-PCMO thin film may be fabricated in a single step deposition.
- Raw chemicals used for the PCMO synthesis are Pr(OAc) 3 (H 2 O), Ca(OAc) 2 (H 2 O) and Mn(OAc) 3 ( 2 H 2 O), where OAc is OOCCH 3 , 12. Both Ca(OAc) 2 (H 2 O) and Mn(OAc) 3 ( 2 H 2 O) are subjected to a pre-thermal, dehydration treatment.
- a doping element 14 which is a transition metal additive, such as V, Cr, Co, Fe, Ni, Ti, Zr, Hf, Nb, Ta, Mo W and Zn, is mixed with the PCMO chemicals.
- the amount of doping ranges from between about 0.01 mol % to 10 mol % of the transition metal additive to the PCMO.
- the organic solvent used in the method of the invention is acetic acid HOAc, 16.
- the dopant-bearing PCMO precursor and acetic acid solvent are heated at between about 90° to 120° for between about one hour to eight hours, 18.
- the solution is filtered through a 0.2 ⁇ m filter, 20, resulting in doped-PCMO spin-coating solution, 22.
- a doped PCMO thin film is formed by spin-coating the doped-PCMO spin-coating solution onto a Pt/Ti/SiO 2 /wafer substrate.
- the PCMO spin-coating solution is injected onto a wafer surface, 24, wherein the wafer is spinning at about 2500 RPM, 26, which spin rate is maintained for about 45 seconds.
- the coated wafer is baked at about 1800 for about one minute, 28, then the temperature is ramped up to about 230° for about one minute, 30.
- the wafer is the annealed in a RTA furnace at about 500° for about five minutes, 32.
- the spin-coating process is repeated at least three times, to fabricate a doped-PCMO layer. Once the doped-PCMO layer is complete, the wafer is annealed at between about 500° to 600° for between about one hour to six hours in dry, clean air, 34.
- Spin-coating solution 22 includes a 0.1 mol % Cr metal additive in the form of chromium(III) acetate hydroxide (CH 3 CO 2 ) 7 Cr 3 (OH) 2 .
- chromium(III) acetate hydroxide CH 3 CO 2 ) 7 Cr 3 (OH) 2 .
- Three-layers of Cr-doped PCMO thin film were deposited on a Pt/Ti/SiO 2 /Si wafer substrate via spin-coating. A platinum the top electrode having a thickness of about 200 ⁇ m was formed on the Cr-doped PCMO film. After post-annealing at 525° C. for about 40 minutes, the resistance of the thin film dropped from 300 k ⁇ to 20 k ⁇ , however, no resistance switches were observed regardless of the kind or duration of applied electrical pulse.
- the Cr metal additive was reduced to about 0.05 mol % in the PCMO thin film.
- chromium(III) acetate hydroxide was used as the chromium additive.
- Three-layers of Cr doped PCMO thin film were deposited on a Pt/Ti/SiO 2 /Si wafer substrate via spin-coating.
- a platinum top electrode having a thickness of about 200 ⁇ m was formed on the Cr-doped PCMO thin film.
- the resistance of the thin film was dropped from 300 k ⁇ to 20 k ⁇ , and reversible resistance switch characteristics were observed, as shown in FIG. 2 .
- the doped PCMO thin film of Example 2 required a 5V/100 ns electric pulse for write operations, and a 3V/10 ms pulse for reset operations.
- the Cr-doped PCMO thin film resistance switch efficiencies are shown in FIGS. 3-6 , wherein FIG. 3 depicts a write pulse voltage dependency; FIG. 4 depicts a write pulse width dependency; FIG. 6 depicts the reset pulse voltage dependency; and FIG. 7 depicts the reset pulse width dependency.
- the write threshold voltage is 3.5V, and the pulse threshold width is 75 ns. For the reset process, the threshold voltage and pulse width are 2.5V and 3 ⁇ s, respectively.
- FIG. 7 depicts PCMO high temperature dependency
- FIG. 8 depicts the high temperature dependency of a Cr-doped PCMO thin film. Comparing FIGS. 7 and 8 , the Cr-doped PCMO thin film exhibited a much lower temperature dependency. The effect of Cr-doping vs. un-doped PCMO on resistance is shown in FIG. 9 . The Cr-doped PCMO thin film exhibits a much smaller resistance measurement voltage influence than does the un-doped PCMO thin film.
- a 0.05 mol % of vanadium was introduced into the PCMO thin film.
- Vanadyl acetylacetonate, [CH 3 COCHCOCH 3 ] 2 VO was used as the vanadium additive compound.
- three-layers of V-doped PCMO thin film were deposited on a platinum substrate via spin-coating, and a platinum top electrode formed on the V-doped PCMO. After post-annealing at about 525° C. for about 40 minutes, the thin film exhibited the requisite RRAM properties, however, the number of switch cycles proved to be limited, after which the V-doped PCMO thin film layer appeared to suffer irreparable damage.
Abstract
Description
- This invention relates to the preparation of a P0.7Ca0.3MnO3 (PCMO) spin-coating, thin film precursor and the doping of a PCMO layer, in order to modify the PCMO thin film's reversible resistance switch properties.
- The reversible resistance switch properties of Pr0.7Ca0.3MnO3 (PCMO) metal oxide thin films by applying nanoseconds short electric pulses has been disclosed by Liu et al., Electric-pulse-induced Reversible Resistance Change Effect in Magnetoresistive Films, Applied Physics Letters, Vol. 76, No. 19, pp2749-2751 (2000) and U.S. Pat. No. 6,204,139 B1, to Liu et al., granted Mar. 20, 2001, for Method for Switching the Properties of perovskite Materials Used in Thin Film Resistors. The PCMO thin films described therein were grown on epitaxial YBa2Cu3O7 (YBCO), or partial epitaxial Pt/LAO (LaAlO3), substrates via pulsed laser abrasion (PLA) techniques. XRD polar figures disclosed in the cited references indicate conventional epitaxial properties of PCMO thin films, and indicate that colossal magnetoresistance (CMR) materials have reversible resistance change property at room temperature.
- The structure of a PCMO thin film integrated with a silicon wafer is known, and methods to achieve electrically reversible resistance changes are also known. A method for the synthesis of a stable spin-coating PCMO precursor solution through the pre-thermal treatment of Mn(OAc)3(2H2O) is disclosed in PCMO Spin Coating Deposition, Ser. No. 10/759,468, filed Jan. 15, 2004.
- A method of fabricating a doped-PCMO thin film layer includes preparing a PCMO precursor solution, including: dehydrating Ca(OAc)2(H2O) and Mn(OAc)3(2H2O); mixing Pr(OAc)3(H2O), Ca(OAc)2(H2O) and Mn(OAc)3(2H2O); adding a transition metal additive to the PCMO precursor solution; dissolving the PCMO chemicals and transition metal additive in an organic solvent; heating the doped-PCMO precursor solution at between about 90° to 120° for between about one hour to eight hours; filtering the doped-PCMO through a 0.2 μm filter; thereby forming doped-PCMO spin-coating solution; spin-coating the doped-PCMO spin-coating solution onto a wafer by: injecting the doped-PCMO spin-coating solution onto a wafer surface; spinning the wafer at about 2500 RPM for about 45 seconds; baking the coated wafer at about 180° for about one minute; ramping the baking temperature up to about 230°, and baking for about one minute; annealing the wafer in a RTA furnace at about 500° for about five minutes; repeating the spin-coating process at least three times to fabricate a doped-PCMO layer; and annealing the wafer at between about 500° to 600° for between about one hour to six hours in dry, clean air.
- It is an object of the invention to fabricate a doped-PCMO layer in a single deposition step.
- This summary and objectives of the invention are provided to enable quick comprehension of the nature of the invention. A more thorough understanding of the invention may be obtained by reference to the following detailed description of the preferred embodiment of the invention in connection with the drawings.
-
FIG. 1 depicts steps in preparation of a doped PCMO precursor and spin-coating process used in the method of the invention. -
FIG. 2 depicts properties of a Cr-doped PCMO thin film resistance switch. -
FIGS. 3-6 depict Cr-doped PCMO thin film characteristics. -
FIGS. 7 and 8 depict temperature dependent characteristics of Cr-doped PCMO thin films. -
FIG. 9 depicts the effect of Cr-doped PCMO thin film on resistance measurements - The prior art, as described in the references of Liu et al., teaches that Pr0.7Ca0.3MnO3 (PCMO) thin films exhibit reversible resistance change properties when electric pulses are applied to the thin films at room temperature, wherein the resistance change is controlled by the polarity of electric pulses. The resistance increases by applying a short positive pulse, and the resistance decreases by applying a short negative pulse. The PCMO thin films were deposited on both epitaxial YBa2Cu3O7 (YBCO) and partial epitaxial platinum substrates by pulsed laser deposition method (PLD).
- In U.S. patent application Ser. No. 10/759,468, filed Jan. 15, 2004, for PCMO Spin Coating Deposition, synthesis of a PCMO precursor and application of the precursor by spin-coating is described. The PCMO thin films thus formed exhibit reversible resistance switching upon application of short electric pulses.
- The method of the invention herein provides a method of doping a PCMO thin film for use in RRAM devices, to adjust the electrical properties thereof so that a doped-PCMO thin film may be fabricated in a single step deposition.
- Referring now to
FIG. 1 , the method of the invention is depicted generally at 10. Raw chemicals used for the PCMO synthesis are Pr(OAc)3(H2O), Ca(OAc)2(H2O) and Mn(OAc)3(2H2O), where OAc is OOCCH3, 12. Both Ca(OAc)2(H2O) and Mn(OAc)3(2H2O) are subjected to a pre-thermal, dehydration treatment. Adoping element 14, which is a transition metal additive, such as V, Cr, Co, Fe, Ni, Ti, Zr, Hf, Nb, Ta, Mo W and Zn, is mixed with the PCMO chemicals. The amount of doping ranges from between about 0.01 mol % to 10 mol % of the transition metal additive to the PCMO. The organic solvent used in the method of the invention is acetic acid HOAc, 16. The dopant-bearing PCMO precursor and acetic acid solvent are heated at between about 90° to 120° for between about one hour to eight hours, 18. The solution is filtered through a 0.2 μm filter, 20, resulting in doped-PCMO spin-coating solution, 22. A doped PCMO thin film is formed by spin-coating the doped-PCMO spin-coating solution onto a Pt/Ti/SiO2/wafer substrate. The PCMO spin-coating solution is injected onto a wafer surface, 24, wherein the wafer is spinning at about 2500 RPM, 26, which spin rate is maintained for about 45 seconds. The coated wafer is baked at about 1800 for about one minute, 28, then the temperature is ramped up to about 230° for about one minute, 30. The wafer is the annealed in a RTA furnace at about 500° for about five minutes, 32. The spin-coating process is repeated at least three times, to fabricate a doped-PCMO layer. Once the doped-PCMO layer is complete, the wafer is annealed at between about 500° to 600° for between about one hour to six hours in dry, clean air, 34. - The initial doping experiments indicated the influence of doping on PCMO thin film RRAM properties as described in the following examples:
- Spin-
coating solution 22 includes a 0.1 mol % Cr metal additive in the form of chromium(III) acetate hydroxide (CH3CO2)7Cr3(OH)2. Three-layers of Cr-doped PCMO thin film were deposited on a Pt/Ti/SiO2/Si wafer substrate via spin-coating. A platinum the top electrode having a thickness of about 200 μm was formed on the Cr-doped PCMO film. After post-annealing at 525° C. for about 40 minutes, the resistance of the thin film dropped from 300 kΩ to 20 kΩ, however, no resistance switches were observed regardless of the kind or duration of applied electrical pulse. - Following the results of the first test, the Cr metal additive was reduced to about 0.05 mol % in the PCMO thin film. Again, chromium(III) acetate hydroxide was used as the chromium additive. Three-layers of Cr doped PCMO thin film were deposited on a Pt/Ti/SiO2/Si wafer substrate via spin-coating. A platinum top electrode having a thickness of about 200 μm was formed on the Cr-doped PCMO thin film. After post-annealing at 525° C. for about 40 minutes, the resistance of the thin film was dropped from 300 kΩ to 20 kΩ, and reversible resistance switch characteristics were observed, as shown in
FIG. 2 . - The doped PCMO thin film of Example 2 required a 5V/100 ns electric pulse for write operations, and a 3V/10 ms pulse for reset operations. The Cr-doped PCMO thin film resistance switch efficiencies are shown in
FIGS. 3-6 , whereinFIG. 3 depicts a write pulse voltage dependency;FIG. 4 depicts a write pulse width dependency;FIG. 6 depicts the reset pulse voltage dependency; andFIG. 7 depicts the reset pulse width dependency. The write threshold voltage is 3.5V, and the pulse threshold width is 75 ns. For the reset process, the threshold voltage and pulse width are 2.5V and 3 μs, respectively. -
FIG. 7 depicts PCMO high temperature dependency, whileFIG. 8 depicts the high temperature dependency of a Cr-doped PCMO thin film. ComparingFIGS. 7 and 8 , the Cr-doped PCMO thin film exhibited a much lower temperature dependency. The effect of Cr-doping vs. un-doped PCMO on resistance is shown inFIG. 9 . The Cr-doped PCMO thin film exhibits a much smaller resistance measurement voltage influence than does the un-doped PCMO thin film. - In this example, a 0.05 mol % of vanadium was introduced into the PCMO thin film. Vanadyl acetylacetonate, [CH3COCHCOCH3]2VO, was used as the vanadium additive compound. As in previous examples, three-layers of V-doped PCMO thin film were deposited on a platinum substrate via spin-coating, and a platinum top electrode formed on the V-doped PCMO. After post-annealing at about 525° C. for about 40 minutes, the thin film exhibited the requisite RRAM properties, however, the number of switch cycles proved to be limited, after which the V-doped PCMO thin film layer appeared to suffer irreparable damage.
- Thus, a method for doping a PCMO thin film to enhance reversible resistance properties thereof has been disclosed. It will be appreciated that further variations and modifications thereof may be made within the scope of the invention as defined in the appended claims.
Claims (10)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/971,387 US7029982B1 (en) | 2004-10-21 | 2004-10-21 | Method of affecting RRAM characteristics by doping PCMO thin films |
JP2005254723A JP2006121050A (en) | 2004-10-21 | 2005-09-02 | Method of causing rram characteristics to be generated by doping into pcmo thin film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/971,387 US7029982B1 (en) | 2004-10-21 | 2004-10-21 | Method of affecting RRAM characteristics by doping PCMO thin films |
Publications (2)
Publication Number | Publication Date |
---|---|
US7029982B1 US7029982B1 (en) | 2006-04-18 |
US20060088974A1 true US20060088974A1 (en) | 2006-04-27 |
Family
ID=36147348
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/971,387 Active US7029982B1 (en) | 2004-10-21 | 2004-10-21 | Method of affecting RRAM characteristics by doping PCMO thin films |
Country Status (2)
Country | Link |
---|---|
US (1) | US7029982B1 (en) |
JP (1) | JP2006121050A (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050258027A1 (en) * | 2003-09-15 | 2005-11-24 | Makoto Nagashima | Back-biased face target sputtering based programmable logic device |
US20060081467A1 (en) * | 2004-10-15 | 2006-04-20 | Makoto Nagashima | Systems and methods for magnetron deposition |
US20060081466A1 (en) * | 2004-10-15 | 2006-04-20 | Makoto Nagashima | High uniformity 1-D multiple magnet magnetron source |
US20060276036A1 (en) * | 2004-10-15 | 2006-12-07 | Makoto Nagashima | Systems and methods for plasma etching |
US20070084716A1 (en) * | 2005-10-16 | 2007-04-19 | Makoto Nagashima | Back-biased face target sputtering based high density non-volatile data storage |
US20070084717A1 (en) * | 2005-10-16 | 2007-04-19 | Makoto Nagashima | Back-biased face target sputtering based high density non-volatile caching data storage |
US20070224770A1 (en) * | 2006-03-25 | 2007-09-27 | Makoto Nagashima | Systems and methods for fabricating self-aligned memory cell |
US20080014750A1 (en) * | 2006-07-14 | 2008-01-17 | Makoto Nagashima | Systems and methods for fabricating self-aligned memory cell |
US20080011600A1 (en) * | 2006-07-14 | 2008-01-17 | Makoto Nagashima | Dual hexagonal shaped plasma source |
US20080011603A1 (en) * | 2006-07-14 | 2008-01-17 | Makoto Nagashima | Ultra high vacuum deposition of PCMO material |
US8308915B2 (en) | 2006-09-14 | 2012-11-13 | 4D-S Pty Ltd. | Systems and methods for magnetron deposition |
US8313996B2 (en) | 2010-09-22 | 2012-11-20 | Micron Technology, Inc. | Reactive metal implated oxide based memory |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4843259B2 (en) * | 2005-06-10 | 2011-12-21 | シャープ株式会社 | Method for manufacturing variable resistance element |
EP2702077A2 (en) | 2011-04-27 | 2014-03-05 | AbbVie Inc. | Methods for controlling the galactosylation profile of recombinantly-expressed proteins |
US9512214B2 (en) | 2012-09-02 | 2016-12-06 | Abbvie, Inc. | Methods to control protein heterogeneity |
US9181337B2 (en) | 2013-10-18 | 2015-11-10 | Abbvie, Inc. | Modulated lysine variant species compositions and methods for producing and using the same |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6204139B1 (en) * | 1998-08-25 | 2001-03-20 | University Of Houston | Method for switching the properties of perovskite materials used in thin film resistors |
US6911361B2 (en) * | 2003-03-10 | 2005-06-28 | Sharp Laboratories Of America, Inc. | Low temperature processing of PCMO thin film on Ir substrate for RRAM application |
US6927120B2 (en) * | 2003-05-21 | 2005-08-09 | Sharp Laboratories Of America, Inc. | Method for forming an asymmetric crystalline structure memory cell |
US6939724B2 (en) * | 2003-08-13 | 2005-09-06 | Sharp Laboratories Of America, Inc. | Method for obtaining reversible resistance switches on a PCMO thin film when integrated with a highly crystallized seed layer |
US6972238B2 (en) * | 2003-05-21 | 2005-12-06 | Sharp Laboratories Of America, Inc. | Oxygen content system and method for controlling memory resistance properties |
US6972211B2 (en) * | 2001-06-28 | 2005-12-06 | Sharp Laboratories Of America, Inc. | Method of fabricating trench isolated cross-point memory array |
US6972239B1 (en) * | 2004-08-20 | 2005-12-06 | Sharp Laboratories Of America, Inc. | Low temperature MOCVD processes for fabrication of PrXCa1-xMnO3 thin films |
-
2004
- 2004-10-21 US US10/971,387 patent/US7029982B1/en active Active
-
2005
- 2005-09-02 JP JP2005254723A patent/JP2006121050A/en not_active Withdrawn
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6204139B1 (en) * | 1998-08-25 | 2001-03-20 | University Of Houston | Method for switching the properties of perovskite materials used in thin film resistors |
US6972211B2 (en) * | 2001-06-28 | 2005-12-06 | Sharp Laboratories Of America, Inc. | Method of fabricating trench isolated cross-point memory array |
US6911361B2 (en) * | 2003-03-10 | 2005-06-28 | Sharp Laboratories Of America, Inc. | Low temperature processing of PCMO thin film on Ir substrate for RRAM application |
US6927120B2 (en) * | 2003-05-21 | 2005-08-09 | Sharp Laboratories Of America, Inc. | Method for forming an asymmetric crystalline structure memory cell |
US6972238B2 (en) * | 2003-05-21 | 2005-12-06 | Sharp Laboratories Of America, Inc. | Oxygen content system and method for controlling memory resistance properties |
US6939724B2 (en) * | 2003-08-13 | 2005-09-06 | Sharp Laboratories Of America, Inc. | Method for obtaining reversible resistance switches on a PCMO thin film when integrated with a highly crystallized seed layer |
US6972239B1 (en) * | 2004-08-20 | 2005-12-06 | Sharp Laboratories Of America, Inc. | Low temperature MOCVD processes for fabrication of PrXCa1-xMnO3 thin films |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050258027A1 (en) * | 2003-09-15 | 2005-11-24 | Makoto Nagashima | Back-biased face target sputtering based programmable logic device |
US20070007124A1 (en) * | 2003-09-15 | 2007-01-11 | Makoto Nagashima | Back-biased face target sputtering based memory with low oxygen flow rate |
US20070119705A1 (en) * | 2003-09-15 | 2007-05-31 | Makoto Nagashima | Back-biased face target sputtering based memory data sensing technique |
US20060081467A1 (en) * | 2004-10-15 | 2006-04-20 | Makoto Nagashima | Systems and methods for magnetron deposition |
US20060081466A1 (en) * | 2004-10-15 | 2006-04-20 | Makoto Nagashima | High uniformity 1-D multiple magnet magnetron source |
US20060276036A1 (en) * | 2004-10-15 | 2006-12-07 | Makoto Nagashima | Systems and methods for plasma etching |
US20070084716A1 (en) * | 2005-10-16 | 2007-04-19 | Makoto Nagashima | Back-biased face target sputtering based high density non-volatile data storage |
US20070084717A1 (en) * | 2005-10-16 | 2007-04-19 | Makoto Nagashima | Back-biased face target sputtering based high density non-volatile caching data storage |
US20070224770A1 (en) * | 2006-03-25 | 2007-09-27 | Makoto Nagashima | Systems and methods for fabricating self-aligned memory cell |
US8395199B2 (en) | 2006-03-25 | 2013-03-12 | 4D-S Pty Ltd. | Systems and methods for fabricating self-aligned memory cell |
US20080011600A1 (en) * | 2006-07-14 | 2008-01-17 | Makoto Nagashima | Dual hexagonal shaped plasma source |
US20080011603A1 (en) * | 2006-07-14 | 2008-01-17 | Makoto Nagashima | Ultra high vacuum deposition of PCMO material |
US7932548B2 (en) | 2006-07-14 | 2011-04-26 | 4D-S Pty Ltd. | Systems and methods for fabricating self-aligned memory cell |
US8367513B2 (en) | 2006-07-14 | 2013-02-05 | 4D-S Pty Ltd. | Systems and methods for fabricating self-aligned memory cell |
US20080014750A1 (en) * | 2006-07-14 | 2008-01-17 | Makoto Nagashima | Systems and methods for fabricating self-aligned memory cell |
US8454810B2 (en) | 2006-07-14 | 2013-06-04 | 4D-S Pty Ltd. | Dual hexagonal shaped plasma source |
US8466032B2 (en) * | 2006-07-14 | 2013-06-18 | 4D-S, Ltd. | Systems and methods for fabricating self-aligned memory cell |
US8308915B2 (en) | 2006-09-14 | 2012-11-13 | 4D-S Pty Ltd. | Systems and methods for magnetron deposition |
US8313996B2 (en) | 2010-09-22 | 2012-11-20 | Micron Technology, Inc. | Reactive metal implated oxide based memory |
US8772841B2 (en) | 2010-09-22 | 2014-07-08 | Micron Technology, Inc. | Reactive metal implated oxide based memory |
US9042155B2 (en) | 2010-09-22 | 2015-05-26 | Micron Technology, Inc. | Reactive metal implanted oxide based memory |
Also Published As
Publication number | Publication date |
---|---|
US7029982B1 (en) | 2006-04-18 |
JP2006121050A (en) | 2006-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7029982B1 (en) | Method of affecting RRAM characteristics by doping PCMO thin films | |
US6664117B2 (en) | Method for resistance memory metal oxide thin film deposition | |
KR100587752B1 (en) | High temperature annealing of spin coated pcmo thin film for rram application | |
EP1507297B1 (en) | Method for obtaining reversible resistance switches in a PCMO thin film deposited on a highly crystallized seed layer | |
US20070048990A1 (en) | Method of buffer layer formation for RRAM thin film deposition | |
US6824814B2 (en) | Preparation of LCPMO thin films which have reversible resistance change properties | |
CN101376600A (en) | Stack ferro-electricity /magnetic multiferrou magnetoelectric compound film with conductive oxide as buffer layer and preparation thereof | |
EP1458026B1 (en) | Low temperature processing of PCMO thin film on an Iridium layer for RRAM application | |
Wang et al. | PbZr 0.5 Ti 0.5 O 3/La 0.5 Sr 0.5 CoO 3 heterostructures prepared by chemical solution routes on silicon with no fatigue polarization | |
JP2006024901A (en) | Surface treatment method of substrate for depositing rram thin film | |
Man et al. | Fabrication and polarization-modulated resistive switching behavior of predominantly (110)-oriented BiFeO 3 thin films on indium tin oxide/glass substrates | |
Chang et al. | The improvement in ferroelectric performance of (Bi3. 15Nd0. 85) 4Ti3O12 films by the addition of hydrogen peroxide in a spin-coating solution | |
Huang et al. | Influence of LaNiO and LaNiMnO Buffer Layers on the Structural and Electrical Properties of BiNiMnO Thin Films. | |
Wong et al. | Enhanced tunability of electrical and magnetic properties in (La, Sr) MnO3 thin films via field-assisted oxygen vacancy modulation | |
Sun et al. | The influence of La content on properties of PLZT thin films | |
Gao et al. | Multiferroic and multilevel resistive switching properties of LaFeO3–PbTiO3 films grown on Nb: SrTiO3 (0 0 1) substrate | |
Wang et al. | Highly reliable bipolar resistive switching in sol-gel derived lanthanum-doped PbTiO3 thin film: Coupling with ferroelectricity? | |
CN107140971B (en) | HoSrMnZn co-doped bismuth ferrite ferroelectric film with stable ferroelectricity under high electric field and preparation method thereof | |
US7157144B1 (en) | Giant remnant polarization in laser ablated SrBi2Nb2O9 thin films on Pt/TiO2/SiO2/Si substrates | |
Zhou et al. | Electrode-dependent resistive switching characteristics of Sr (Ti, Sn) O3 thin films | |
Yu et al. | Effects of oxygen partial pressure on the resistance switching properties of La0. 7Ca0. 3MnO3 thin films prepared by pulsed laser deposition method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHARP LABORATORIES OF AMERICA, INC., WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHUANG, WEI-WEI;EVANS, DAVID R.;ZHANG, FENGYAN;AND OTHERS;REEL/FRAME:015923/0234 Effective date: 20041021 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SHARP KABUSHIKI KAISHA,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHARP LABORATORIES OF AMERICA INC.;REEL/FRAME:024066/0120 Effective date: 20100311 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: INTELLECTUAL PROPERTIES I KFT., HUNGARY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHARP KABUSHIKI KAISHA;REEL/FRAME:029574/0933 Effective date: 20120924 |
|
AS | Assignment |
Owner name: XENOGENIC DEVELOPMENT LIMITED LIABILITY COMPANY, D Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTELLECTUAL PROPERTIES I KFT.;REEL/FRAME:029632/0534 Effective date: 20120926 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |