US20060098505A1 - Failure test method for split gate flash memory - Google Patents
Failure test method for split gate flash memory Download PDFInfo
- Publication number
- US20060098505A1 US20060098505A1 US10/904,342 US90434204A US2006098505A1 US 20060098505 A1 US20060098505 A1 US 20060098505A1 US 90434204 A US90434204 A US 90434204A US 2006098505 A1 US2006098505 A1 US 2006098505A1
- Authority
- US
- United States
- Prior art keywords
- sector
- voltage
- memory cells
- split gate
- gate flash
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 247
- 238000010998 test method Methods 0.000 title claims abstract description 34
- 238000012360 testing method Methods 0.000 claims abstract description 25
- 238000000034 method Methods 0.000 claims description 13
- 239000000758 substrate Substances 0.000 description 12
- 230000007547 defect Effects 0.000 description 9
- 238000005259 measurement Methods 0.000 description 4
- 239000002245 particle Substances 0.000 description 3
- 230000002159 abnormal effect Effects 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C29/50008—Marginal testing, e.g. race, voltage or current testing of impedance
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0425—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a merged floating gate and select transistor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/44—Indication or identification of errors, e.g. for repair
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C2029/5006—Current
Definitions
- the present invention relates to a test method for a semiconductor device, and more particularly to a failure test method for a split gate flash memory.
- Flash memories can program, read and erase data for multiple times, and data stored therein can be maintained even if the power applied thereto is off. Therefore, flash memories have become the major non-volatile memory widely used in personal computers and electronic equipment.
- a typical flash memory comprises a floating gate and a control gate.
- the floating gate and the control gate are separated by a dielectric layer.
- the floating gate and the substrate are separated by a tunnel oxide layer.
- the floating gate would over-eject the electrons with positive charges, called over-erasing. If the over-erasing is so serious that the channel under the floating gate is turned on when power is not applied on the control gate, the data stored in the memory will be erroneously judged.
- split gate flash memories are introduced, for example, in U.S. Pat. No. 6,584,018 and U.S. Pat. No. 6,355,524.
- FIG. 1 is a schematic cross-sectional view showing a conventional split gate flash memory cell.
- the split gate flash memory comprises a tunnel oxide layer 102 , a floating gate 104 , an inter-gate dielectric layer 106 and a control gate 108 , sequentially stacked over a substrate 100 , and also a select gate 112 on sidewalls of the floating gate 104 and the control gate 108 where they are separated by a dielectric layer 110 .
- the select gate 112 and the substrate 100 are separated by a select gate dielectric layer 114 .
- the source region 116 is formed in the substrate 100 and adjacent to a side of the floating gate 104 and the control gate 108 .
- the drain region 118 is formed in the substrate 100 and adjacent to the select gate 112 , i.e. the word line.
- the drain region 118 is electrically connected to the bit line 122 through the contact 120 .
- a disadvantage of this split gate flash memory cell is its vulnerability to defects, such as particles. Especially, defects or particles between the contact 120 and the select gate 112 , i.e. the word line, would lead to a short circuit in the word line-bit line, bringing the whole sector to a breakdown. The short circuit in the word line-bit line is a main killer, which crashes the programming/erasing function of the memory. One single defect or particle may render the whole chip irreparable.
- DC analyzing equipment is used to locate defects. By detecting hot spots or light spots, defect locations can be identified.
- this method can only locate the defects, but cannot precisely identify the address of the word line-bit line short circuit, i.e. the main killer.
- the conventional method requires a complicated analyzing process, and cannot easily, efficiently locate the defects.
- the present invention is directed to a failure test method for a split gate flash memory for easily and efficiently locating failure spots by using present electrical analyzing equipment.
- the present invention provides a failure test method for a split gate flash memory, adapted for locating a short circuit in a word line-bit line.
- the method comprises performing a well leakage-current test to identify a sector with a failed memory cell.
- a programming operation is performed for plural memory cells in this sector.
- a first read operation is performed on these memory cells to obtain a first bit map of the sector.
- An erasing operation is then performed on these memory cells in the sector.
- a second read operation is performed on these memory cells to obtain a second bit map of the sector.
- an overlaying step is performed to stack the first bit map and the second bit map to locate the failed cell in the sector.
- the steps of the p-well leakage-current test, the programming test, the first read and the second read operations, the erasing operation, and the overlaying step can be performed in the same equipment.
- the step of the p-well leakage-current test comprises: applying a first voltage to a p-well of the split gate flash memory, and applying a second voltage to word lines so that a current value detected from the sector with the failed cell is larger than that detected from a normal sector.
- the first voltage is 8V
- the second voltage is 2V
- the current detected from the normal sector is lower than 20 ⁇ A.
- the step of programming the memory cells described above comprises, for each of the memory cells in the sector, applying a third voltage to word lines, applying a fourth voltage to control gates, and applying a fifth voltage to source regions to program the memory cells.
- the third voltage is 2V
- the fourth voltage is 10V
- the fifth voltage is 6V.
- the first bit map shows a failed bit-line location in the sector.
- the failed memory cell is identified as 0, and other memory cells which share a same bit line with the failed memory cell are identified as 1.
- the step of performing the erasing operation on the memory cells in the sector described above comprises, for each of the memory cells in the sector, applying a sixth voltage to word lines, applying a seventh voltage to control gates, applying an eighth voltage to a p-well, and floating the source regions to erase the memory cells.
- the sixth voltage is 2V
- the seventh voltage is ⁇ 10V
- the eighth voltage is 8V.
- the second bit map shows a failed word-line location in the sector.
- the failed memory cell is identified as 0, and other memory cells which share a same word line with the failed memory cell are identified as 0 or 1.
- the present invention uses the electrically analyzing method. After identifying the sector with the failed memory cell, all memory cells in the sector are programmed and read to generate a bit map. The bit map shows the location of failed bit-line. Then, all memory cells in the sector are erased and read to generate another bit map. The bit map shows the failed word-line location. By overlaying these bit maps, the location of the word line-bit line short circuit can be identified. Since all of these steps described above are performed in the same equipment, the time for analyzing the memory can be reduced.
- the equipment can be a general electricity analyzing equipment, but not necessarily the DC analyzing equipment, such as EMMI, LC, or OBIRCH. Thus, the complicated analyzing process can be avoided.
- the present invention uses current-analyzing measurements and functional measurements to identify locations of defects, and is, therefore, different from the conventional location-analyzing method.
- FIG. 1 is a schematic cross-sectional view showing a conventional split gate flash memory cell.
- FIG. 2 is a flowchart showing a failure test method for a split gate flash memory according to an embodiment of the present invention.
- FIG. 3 is a schematic drawing showing an operation of a P-well leakage-current test for memory cells according to an embodiment of the present invention.
- FIG. 4 is a schematic drawing showing a partial circuit of a sector in a split gate flash memory according to an embodiment of the present invention.
- FIGS. 5A-5M are schematic drawings showing failure test operations on a short circuit in word line-bit line for memory cells in a split gate flash memory according to an embodiment of the present invention.
- FIG. 6A is a bit map of a bit-line failure test.
- FIG. 6B is a bit map of a word-line failure test.
- FIG. 6C is a bit map by overlaying the bit map of the bit-line failure test and the bit map of the word-line failure test.
- FIG. 2 is a flowchart showing a failure test method for a split gate flash memory according to an embodiment of the present invention.
- FIG. 3 is a schematic drawing showing an operation of a P-well leakage-current test for memory cells according to an embodiment of the present invention.
- the failed memory cell is the memory cell where the word line-bit line short circuit occurs.
- the P-well leakage-current test is performed to identify the sector with the failed (defective) memory cell in the step 200 .
- the P-well leakage-current test comprises, for example, applying 2V to the word line of the memory cell, and applying 8V to the substrate, i.e. the P-well, to measure current value of sectors as shown in FIG. 3 . If a sector is a normal sector, the current measured is lower than 20 ⁇ A. When a sector contains a failed memory cell, a P-well leakage current is generated and the current measured is higher than 20 ⁇ A. For example, a sector with a failed memory cell may generate a 1000 ⁇ A leakage current. By this method, the sector with a failed memory cell can be identified.
- all memory cells in the sector with the failed memory cell are programmed. All memory cells in the sector are also read to generate a bit map in the step 202 . Assuming that, before the memory cells are programmed, floating gates of these memory cells do not contain electrons, and these memory cells are identified as 1. After the memory cells are programmed, floating gates of these memory cells have electrons. These memory cells are identified as 0. By programming all memory cells in the sector, these memory cells should be identified as 0. These memory cells are then read to identify whether these memory cells are 1 or 0. When identified as 1, the memory cell is abnormal. Accordingly, in the bit map, the memory cell identified as 1 will be marked. In this step, since other normal cells sharing the same bit line with the failed memory cell are identified as 1 during the read operation, the bit map is able to show the failed bit-line location. The following is the description of identifying the failed word-line location in another bit map.
- all the memory cells are read to generate another bit map in step 204 .
- the floating gates of these memory cells do not have electrons, and these memory cells are identified as 1.
- all memory cells should be identified as 1.
- These memory cells in the sector are read to identify whether these memory cells are 0 or 1. When identified as 0, the memory cell is abnormal. In the bit map, the memory cell identified as 0 will be marked.
- the bit map shows the location of the failed word-line. During the erasing operation, if the erasing time is increased, the failed word-line location can be more accurate. The following is the description with respect to the bit map showing the word line-bit line short circuit.
- FIG. 4 is a schematic drawing showing a partial circuit of a sector of a split gate flash memory according to an embodiment of the present invention.
- FIGS. 5A-5M are schematic drawings showing failure test operations for memory cells of a split gate flash memory according to an embodiment of the present invention.
- FIG. 6A is a bit map of a bit-line failure test.
- FIG. 6B is a bit map of a word-line failure test.
- FIG. 6C is a bit map by overlaying the bit map of the bit-line failure test and the bit map of the word-line failure test. Table 1 shows the applied voltages for operations of the memory.
- FIG. 4 16 memory cells Q 11 -Q 44 are arranged in a NOR type array.
- FIG. 4 is used to explain the operational mechanism of the failure test method of the word line-bit line short circuit according to present invention, and uses 16 memory cells for a simple explanation.
- the number of memory cells in a sector is more than 16.
- the memory cell Q 23 serves as the memory cell where the word line-bit line short circuit occurs. That is, the word line WL 3 and the bit line BL 2 are connected due to the short circuit.
- programming, reading and erasing for these memory cells are performed according to the voltages shown in Table 1.
- current values detected from these memory cells are used to identify the states, 0 or 1, of these memory cells. If a floating gate of a memory cell does not have electrons, the current measured is higher and the memory cell is identified as 1. If a floating gate of a memory cell has electrons, the current measured is lower and the memory cell is identified as 0.
- Vcc is applied to the word line WL 3
- Vcc is applied to the control gate CG 3
- 0V is applied to the source region S 2
- a voltage lower than 1.2V is applied to the bit line BL 2 . Since the word line WL 3 and the bit line BL 2 are short-circuited, electrons flow from the source region S 2 into the word line WL 3 through the drain region D and the bit line BL 2 . The read current becomes lower and the memory cell Q 23 is falsely identified as 0.
- Vcc is applied to the word line WL 2
- Vcc is applied to the control gate CG 2
- 0V is applied to the source region S 1
- a voltage lower than 1.2V is applied to the bit line BL 2 . Since the word line WL 3 and the bit line BL 2 are short-circuited, electrons flow from the source region S 1 into the bit line BL 2 through the drain region D. Some electrons also flow from the word line WL 3 to the bit line BL 2 .
- the read current becomes higher and the memory cell Q 22 is falsely identified as 1.
- Vcc is applied to the word line WL 3
- Vcc is applied to the control gate CG 3
- 0V is applied to the source region S 2
- a voltage lower than 1.2V is applied to the bit line BL 3 .
- the word line WL 3 and the bit line BL 2 are connected due to a short circuit, the voltage (0V) applied to the bit line BL 2 only reduces the voltage of the word line WL 3 , and the read current becomes lower. Accordingly, the memory cell Q 33 is identified as 0.
- Vcc is applied to the word line WL 2
- Vcc is applied to the control gate CG 2
- 0V is applied to the source region S 1
- a voltage lower than 1.2V is applied to the bit line BL 3 .
- the word line WL 3 and the bit line BL 2 are connected due to a short circuit, the memory cell Q 32 is not affected, and the read current becomes lower. Accordingly, the memory cell Q 32 is identified as 0.
- memory cells Q 11 -Q 14 , Q 31 , Q 34 , and Q 41 -Q 44 which do not share bit line BL 2 with the memory Q 23 , though the word line WL 3 and the bit line BL 2 are connected due to a short circuit, these memory cells are not affected, and the read currents become lower. Accordingly, the memory cells Q 11 -Q 14 , Q 31 , Q 34 , and Q 41 -Q 44 are identified as 0.
- other memory cells Q 11 -Q 41 , Q 12 -Q 42 , Q 13 , Q 33 -Q 43 , and Q 14 -Q 44 can be normally erased.
- 2V is applied to the word line WL 2
- ⁇ 10V is applied to the control gate CG 2
- the source region S 1 and the drain region D i.e. bit line BL 2
- 8V is applied to the substrate, P-well.
- the voltage drop between the control gate CG 2 of the memory cell Q 22 and the substrate, P-well is sufficient to drive the electrons contained in the floating gate of the memory cell Q 22 passing through the tunnel oxide layer and into the substrate to be erased. Accordingly, the memory cell Q 22 is erased.
- Vcc when reading the memory cell Q 23 , Vcc is applied to the word line WL 3 , Vcc is applied to the control gate CG 3 , 0V is applied to the source region S 2 , and a voltage lower than 1.2V is applied to the bit line BL 2 . Since the word line WL 3 and the bit line BL 2 are connected due to a short circuit, electrons flow from the source region S 2 into the word line WL 3 through the drain region D and the bit line BL 2 . The read current becomes lower and the memory cell Q 23 is falsely identified as 0. Accordingly, for the memory cell with the word line-bit line short circuit failure, the memory cell will be identified as 0 regardless of the programming or erasing status.
- Vcc when reading the memory cell Q 22 , Vcc is applied to the word line WL 2 , Vcc is applied to the control gate CG 2 , 0V is applied to the source region S 1 and a voltage lower than 1.2V is applied to the bit line BL 2 .
- 0V is applied to the source region S 1
- a voltage lower than 1.2V is applied to the bit line BL 2 .
- Vcc is applied to the word line WL 3
- Vcc is applied to the control gate CG 3
- 0V is applied to the source region S 2
- a voltage lower than 1.2V is applied to the bit line BL 3 . Since the word line WL 3 and the bit line BL 2 are connected due to a short circuit, the voltage (0V) applied to the bit line BL 2 reduces the voltage of the word line WL 3 , and the read current becomes uncertainly lower or higher. Accordingly, the memory cell Q 33 will be identified as 0 or 1. The memory cell Q 33 thus cannot be correctly identified.
- VCC is applied to the word line WL 2
- Vcc is applied to the control gate CG 2
- 0V is applied to the source region S 1
- a voltage lower than 1.2V is applied to the bit line BL 3 .
- the word line WL 3 and the bit line BL 2 are connected due to a short circuit, the memory cell Q 32 is not affected, and the read current becomes higher. Accordingly, the memory cell Q 32 is identified as 1.
- the memory cells Q 11 -Q 41 , Q 12 -Q 42 , and Q 14 -Q 44 are identified as 1.
- the bit map generated by the equipment is shown in FIG. 6B .
- the failed memory cell Q 23 since the failed memory cell Q 23 is identified as 0, other memory cells Q 13 , Q 33 and Q 43 , which share the same word line WL 3 with the failed memory cell Q 23 , may be identified as 0.
- the other memory cells Q 11 -Q 41 , Q 12 -Q 42 , and Q 14 -Q 44 are identified as 1. Accordingly, the failed word-line address can be correctly identified in the bit map.
- the bit map shown in FIG. 6A and the bit map shown in FIG. 6B are overlaid by the equipment. As shown in FIG. 6C , the overlapping area of the failed bit-line address and the failed word-line address is the location of the failed memory cell. By using the method of the present invention, the address of the word line-bit line with short circuit failure can be correctly identified.
- the present invention uses the electrically analyzing method. After identifying the sector with the failed memory cell, all memory cells in the sector are programmed and read to generate a bit map. The bit map shows the failed bit-line address. Then, all memory cells in the sector are erased and read to generate another bit map. The bit map shows the failed word-line address. By overlaying these bit maps, the address of the word line-bit line short circuit can be identified. Since all of these steps described above are performed in the same equipment, the time for analyzing the memory can be reduced.
- the equipment can be general electrically analyzing equipment, and not necessarily the DC analyzing equipment, such as EMMI, LC, or OBIRCH. Thus, the complicated analyzing process can be avoided.
- the present invention uses current-analyzing measurement and functional measurement to identify locations of defects, and is, therefore, different from the conventional location-analyzing method.
Abstract
A failure test method of word line-bit line short circuit in a split gate flash memory is provided. A well leakage-current test is performed to identify a sector with a failed memory cell. After being programmed, memory cells in the sector undergo a first read operation to generate a first bit map of the sector. After being erased, these memory cells in the sector undergo a second read operation to generate a second bit map of the sector. The first bit map and the second bit map are overlaid to identify the actual address of the failed memory cell.
Description
- 1. Field of the Invention
- The present invention relates to a test method for a semiconductor device, and more particularly to a failure test method for a split gate flash memory.
- 2. Description of the Related Art
- Flash memories can program, read and erase data for multiple times, and data stored therein can be maintained even if the power applied thereto is off. Therefore, flash memories have become the major non-volatile memory widely used in personal computers and electronic equipment.
- A typical flash memory comprises a floating gate and a control gate. The floating gate and the control gate are separated by a dielectric layer. The floating gate and the substrate are separated by a tunnel oxide layer. During data erasing in the flash memory, since the amount of electrons ejected from the floating gate is difficult to control, the floating gate would over-eject the electrons with positive charges, called over-erasing. If the over-erasing is so serious that the channel under the floating gate is turned on when power is not applied on the control gate, the data stored in the memory will be erroneously judged. In order to solve the over-erasing issue, split gate flash memories are introduced, for example, in U.S. Pat. No. 6,584,018 and U.S. Pat. No. 6,355,524.
-
FIG. 1 is a schematic cross-sectional view showing a conventional split gate flash memory cell. Referring toFIG. 1 , the split gate flash memory comprises atunnel oxide layer 102, afloating gate 104, an inter-gatedielectric layer 106 and acontrol gate 108, sequentially stacked over asubstrate 100, and also aselect gate 112 on sidewalls of thefloating gate 104 and thecontrol gate 108 where they are separated by adielectric layer 110. Theselect gate 112 and thesubstrate 100 are separated by a select gatedielectric layer 114. Thesource region 116 is formed in thesubstrate 100 and adjacent to a side of thefloating gate 104 and thecontrol gate 108. Thedrain region 118 is formed in thesubstrate 100 and adjacent to theselect gate 112, i.e. the word line. Thedrain region 118 is electrically connected to thebit line 122 through thecontact 120. - A disadvantage of this split gate flash memory cell is its vulnerability to defects, such as particles. Especially, defects or particles between the
contact 120 and theselect gate 112, i.e. the word line, would lead to a short circuit in the word line-bit line, bringing the whole sector to a breakdown. The short circuit in the word line-bit line is a main killer, which crashes the programming/erasing function of the memory. One single defect or particle may render the whole chip irreparable. - Generally, in the failure analysis of flash memories, DC analyzing equipment is used to locate defects. By detecting hot spots or light spots, defect locations can be identified. However, this method can only locate the defects, but cannot precisely identify the address of the word line-bit line short circuit, i.e. the main killer. Moreover, the conventional method requires a complicated analyzing process, and cannot easily, efficiently locate the defects.
- Accordingly, the present invention is directed to a failure test method for a split gate flash memory for easily and efficiently locating failure spots by using present electrical analyzing equipment.
- The present invention provides a failure test method for a split gate flash memory, adapted for locating a short circuit in a word line-bit line. The method comprises performing a well leakage-current test to identify a sector with a failed memory cell. A programming operation is performed for plural memory cells in this sector. A first read operation is performed on these memory cells to obtain a first bit map of the sector. An erasing operation is then performed on these memory cells in the sector. A second read operation is performed on these memory cells to obtain a second bit map of the sector. Then an overlaying step is performed to stack the first bit map and the second bit map to locate the failed cell in the sector.
- According to the failure test method for a split gate flash memory in an embodiment of the present invention, the steps of the p-well leakage-current test, the programming test, the first read and the second read operations, the erasing operation, and the overlaying step can be performed in the same equipment.
- According to the failure test method for a split gate flash memory in an embodiment of the present invention, the step of the p-well leakage-current test comprises: applying a first voltage to a p-well of the split gate flash memory, and applying a second voltage to word lines so that a current value detected from the sector with the failed cell is larger than that detected from a normal sector. Wherein, the first voltage is 8V, the second voltage is 2V, and the current detected from the normal sector is lower than 20 μA.
- According to the failure test method for a split gate flash memory in an embodiment of the present invention, the step of programming the memory cells described above comprises, for each of the memory cells in the sector, applying a third voltage to word lines, applying a fourth voltage to control gates, and applying a fifth voltage to source regions to program the memory cells. Wherein, the third voltage is 2V, the fourth voltage is 10V, and the fifth voltage is 6V.
- According to the failure test method for a split gate flash memory in an embodiment of the present invention, the first bit map shows a failed bit-line location in the sector. In the first bit map, the failed memory cell is identified as 0, and other memory cells which share a same bit line with the failed memory cell are identified as 1.
- According to the failure test method for a split gate flash memory in an embodiment of the present invention, the step of performing the erasing operation on the memory cells in the sector described above comprises, for each of the memory cells in the sector, applying a sixth voltage to word lines, applying a seventh voltage to control gates, applying an eighth voltage to a p-well, and floating the source regions to erase the memory cells. Wherein, the sixth voltage is 2V, the seventh voltage is −10V, and the eighth voltage is 8V.
- According to the failure test method for a split gate flash memory in an embodiment of the present invention, the second bit map shows a failed word-line location in the sector. In the second bit map, the failed memory cell is identified as 0, and other memory cells which share a same word line with the failed memory cell are identified as 0 or 1.
- The present invention uses the electrically analyzing method. After identifying the sector with the failed memory cell, all memory cells in the sector are programmed and read to generate a bit map. The bit map shows the location of failed bit-line. Then, all memory cells in the sector are erased and read to generate another bit map. The bit map shows the failed word-line location. By overlaying these bit maps, the location of the word line-bit line short circuit can be identified. Since all of these steps described above are performed in the same equipment, the time for analyzing the memory can be reduced. In addition, the equipment can be a general electricity analyzing equipment, but not necessarily the DC analyzing equipment, such as EMMI, LC, or OBIRCH. Thus, the complicated analyzing process can be avoided. Moreover, the present invention uses current-analyzing measurements and functional measurements to identify locations of defects, and is, therefore, different from the conventional location-analyzing method.
- The above and other features of the present invention will be better understood from the following detailed description of the embodiments of the invention that is provided in communication with the accompanying drawings.
-
FIG. 1 is a schematic cross-sectional view showing a conventional split gate flash memory cell. -
FIG. 2 is a flowchart showing a failure test method for a split gate flash memory according to an embodiment of the present invention. -
FIG. 3 is a schematic drawing showing an operation of a P-well leakage-current test for memory cells according to an embodiment of the present invention. -
FIG. 4 is a schematic drawing showing a partial circuit of a sector in a split gate flash memory according to an embodiment of the present invention. -
FIGS. 5A-5M are schematic drawings showing failure test operations on a short circuit in word line-bit line for memory cells in a split gate flash memory according to an embodiment of the present invention. -
FIG. 6A is a bit map of a bit-line failure test. -
FIG. 6B is a bit map of a word-line failure test. -
FIG. 6C is a bit map by overlaying the bit map of the bit-line failure test and the bit map of the word-line failure test. -
FIG. 2 is a flowchart showing a failure test method for a split gate flash memory according to an embodiment of the present invention.FIG. 3 is a schematic drawing showing an operation of a P-well leakage-current test for memory cells according to an embodiment of the present invention. In the following description, the failed memory cell is the memory cell where the word line-bit line short circuit occurs. - Referring to
FIG. 2 , the P-well leakage-current test is performed to identify the sector with the failed (defective) memory cell in thestep 200. The P-well leakage-current test comprises, for example, applying 2V to the word line of the memory cell, and applying 8V to the substrate, i.e. the P-well, to measure current value of sectors as shown inFIG. 3 . If a sector is a normal sector, the current measured is lower than 20 μA. When a sector contains a failed memory cell, a P-well leakage current is generated and the current measured is higher than 20 μA. For example, a sector with a failed memory cell may generate a 1000 μA leakage current. By this method, the sector with a failed memory cell can be identified. - Then, all memory cells in the sector with the failed memory cell are programmed. All memory cells in the sector are also read to generate a bit map in the
step 202. Assuming that, before the memory cells are programmed, floating gates of these memory cells do not contain electrons, and these memory cells are identified as 1. After the memory cells are programmed, floating gates of these memory cells have electrons. These memory cells are identified as 0. By programming all memory cells in the sector, these memory cells should be identified as 0. These memory cells are then read to identify whether these memory cells are 1 or 0. When identified as 1, the memory cell is abnormal. Accordingly, in the bit map, the memory cell identified as 1 will be marked. In this step, since other normal cells sharing the same bit line with the failed memory cell are identified as 1 during the read operation, the bit map is able to show the failed bit-line location. The following is the description of identifying the failed word-line location in another bit map. - After all memory cells in the sector with the failed memory cell are erased, all the memory cells are read to generate another bit map in
step 204. After the memory cells are erased, the floating gates of these memory cells do not have electrons, and these memory cells are identified as 1. By erasing all memory cells in the sector, all memory cells should be identified as 1. These memory cells in the sector are read to identify whether these memory cells are 0 or 1. When identified as 0, the memory cell is abnormal. In the bit map, the memory cell identified as 0 will be marked. In addition, since other normal memory cells sharing the same word line with the failed memory cell are identified as 0 or 1 during the read operation, the bit map shows the location of the failed word-line. During the erasing operation, if the erasing time is increased, the failed word-line location can be more accurate. The following is the description with respect to the bit map showing the word line-bit line short circuit. - These two bit maps are then overlaid to identify the location of the failed memory cell in the
step 206. After acquiring the bit map with the failed bit-line location and the bit map with the failed word-line location in the sector with the failed memory cell, these two bit maps are overlaid and the address of the failed memory cell can be thus identified. -
FIG. 4 is a schematic drawing showing a partial circuit of a sector of a split gate flash memory according to an embodiment of the present invention.FIGS. 5A-5M are schematic drawings showing failure test operations for memory cells of a split gate flash memory according to an embodiment of the present invention.FIG. 6A is a bit map of a bit-line failure test.FIG. 6B is a bit map of a word-line failure test.FIG. 6C is a bit map by overlaying the bit map of the bit-line failure test and the bit map of the word-line failure test. Table 1 shows the applied voltages for operations of the memory.TABLE 1 Read Program Erase Word line Selected Vcc 2 V 2 V Unselected 0 V 0 V 2 V Control gate Selected Vcc 10 V −10 V Unselected 0 V 0 V −10 V Source line Selected 0 V 6 V Floating Unselected 0 V 0 V Floating Bit line Selected <1.2 V 0 V Floating Unselected 0 V Vcc Floating Bulk (Vbulk) 0 V 0 V 8 V - In
FIG. 4 , 16 memory cells Q11-Q44 are arranged in a NOR type array.FIG. 4 is used to explain the operational mechanism of the failure test method of the word line-bit line short circuit according to present invention, and uses 16 memory cells for a simple explanation. In some embodiments, the number of memory cells in a sector is more than 16. In this embodiment, the memory cell Q23 serves as the memory cell where the word line-bit line short circuit occurs. That is, the word line WL3 and the bit line BL 2 are connected due to the short circuit. In addition, programming, reading and erasing for these memory cells are performed according to the voltages shown in Table 1. - During the read operation for these memory cells, current values detected from these memory cells are used to identify the states, 0 or 1, of these memory cells. If a floating gate of a memory cell does not have electrons, the current measured is higher and the memory cell is identified as 1. If a floating gate of a memory cell has electrons, the current measured is lower and the memory cell is identified as 0.
- The following is the description with respect to an operational mechanism for obtaining the bit map with the bit-line failure as described in the
step 202. - Referring to
FIGS. 4 and 5 A, during the programming of the memory cell Q23, 2V is applied to the word line WL3, 10V is applied to the control gate CG3, and 6V is applied to the source region S2. Under such operational voltages, since the word line WL3 and the bit line BL2 are connected due to a short circuit, electrons flow from the bit line BL2 to the word line WL3, rather than into the floating gate. The programming of the memory cell Q23 thus fails, and the memory cell Q23 is identified as 1. - Referring to
FIGS. 4 and 5 B, during the programming of the memory cell Q22, 2V is applied to the word line WL2, 10V is applied to the control gate CG2, and 6V is applied to the source region S1. Under such operational voltages, electrons, from the bit line BL2 or word line WL3, flow to the source region S1 through the drain region D and pass through the tunnel oxide layer to the floating gate of the memory cell Q22 at the edge of the source region S1. Accordingly, the programming of the memory cell Q22 is completed, and the memory cell Q22 is identified as 0. - For memory cells Q21 and Q24, which share the same bit line BL2 with the Q23, electrons can be injected into the floating gates of these memory cells during programming such that the programming of these memory cells are completed, and Q21 and Q24 are identified as 0.
- Referring to
FIGS. 4 and 5 C, during the programming of the memory cell Q33, 2V is applied to the word line WL3, 10V is applied to the control gate CG3, and 6V is applied to the source region S2. Under such operational voltages, electrons, from the bit line BL3, flow to the source region S2 through the drain region D and pass through the tunnel oxide layer to the floating gate of the memory cell Q33 at the edge of the source region S2. Accordingly, the programming of the memory cell Q33 is completed, and the memory cell Q33 is identified as 0. Though theword line WL 3 and the bit line BL2 are connected due to a short circuit, the voltage Vcc applied to the bit line BL2 only raises the voltage of the word line WL3 without affecting the programming of the memory cell Q33. - Referring to
FIGS. 4 and 5 D, during the programming of the memory cell Q32, 2V is applied to the word line WL2, 10V is applied to the control gate CG2, and 6V is applied to the source region S1. Under such operational voltages, electrons, from the bit line BL3, flow to the source region S1 through the drain region D and pass through the tunnel oxide layer to the floating gate of the memory cell Q32 at the edge of the source region S1. Accordingly, the programming of the memory cell Q32 is completed, and the memory cell Q32 is identified as 0. Though theword line WL 3 and the bit line BL2 are connected due to a short circuit, the programming of the memory cell Q32 is not affected. - For memory cells Q11-Q14, Q31, Q34, and Q41-Q44, which do not share bit line BL 2 with the memory Q23, electrons can be ejected into the floating gates of corresponding memory cells during programming. Accordingly, the programming of the memory cells Q11-Q14, Q31, Q34, and Q41-Q44 are completed, and these memory cells are identified as 0.
- Referring to
FIGS. 4 and 5 E, when the memory cell Q23 is read, Vcc is applied to the word line WL3, Vcc is applied to the control gate CG3, 0V is applied to the source region S2, and a voltage lower than 1.2V is applied to the bit line BL2. Since the word line WL3 and the bit line BL2 are short-circuited, electrons flow from the source region S2 into the word line WL3 through the drain region D and the bit line BL2. The read current becomes lower and the memory cell Q23 is falsely identified as 0. - Referring to
FIGS. 4 and 5 F, when the memory cell Q22 is read, Vcc is applied to the word line WL2, Vcc is applied to the control gate CG2, 0V is applied to the source region S1 and a voltage lower than 1.2V is applied to the bit line BL2. Since the word line WL3 and the bit line BL2 are short-circuited, electrons flow from the source region S1 into the bit line BL2 through the drain region D. Some electrons also flow from the word line WL3 to the bit line BL2. The read current becomes higher and the memory cell Q22 is falsely identified as 1. - For memory cells Q21 and Q24, which share the same bit line BL2 with Q23, during the read operation, some electrons also flow from the word line WL3 to the bit line BL2. Hence, the read current becomes higher and the memory cells Q21 and Q24 are falsely identified as 1.
- Referring to
FIGS. 4 and 5 G, when reading the memory cell Q33, Vcc is applied to the word line WL3, Vcc is applied to the control gate CG3, 0V is applied to the source region S2 and a voltage lower than 1.2V is applied to the bit line BL3. Though the word line WL3 and the bit line BL2 are connected due to a short circuit, the voltage (0V) applied to the bit line BL2 only reduces the voltage of the word line WL3, and the read current becomes lower. Accordingly, the memory cell Q33 is identified as 0. - Referring to
FIGS. 4 and 5 H, when reading the memory cell Q32, Vcc is applied to the word line WL2, Vcc is applied to the control gate CG2, 0V is applied to the source region S1 and a voltage lower than 1.2V is applied to the bit line BL3. Though the word line WL3 and the bit line BL2 are connected due to a short circuit, the memory cell Q32 is not affected, and the read current becomes lower. Accordingly, the memory cell Q32 is identified as 0. - For memory cells Q11-Q14, Q31, Q34, and Q41-Q44, which do not share bit line BL2 with the memory Q23, though the word line WL3 and the bit line BL2 are connected due to a short circuit, these memory cells are not affected, and the read currents become lower. Accordingly, the memory cells Q11-Q14, Q31, Q34, and Q41-Q44 are identified as 0.
- Consequently, in the bit map generated by the equipment, except for the failed memory cell Q23 being identified as 0, other memory cells Q21, Q22, and Q23, which share the same bit line BL2 with the memory cell Q23, are identified as 1 as shown in
FIG. 6A . In addition, the memory cells Q11-Q14 Q31-Q34 and Q41-Q44, which do not share the same bit line BL 2 with the memory cell Q23, are identified as 0. Accordingly, the failed bit-line address can be clearly identified in the bit map. - The following is the description with respect to an operational mechanism for obtaining the bit map with the word-line failure as described in the
step 204. - Referring to
FIGS. 4 and 5 I, during an erasing operation, all memory cells in the whole sector are erased. When erasing the memory cell Q23, 2V is applied to the word line WL3, −10V is applied to the control gate CG3, the source region S2 and the drain region D are floating, and 8V is applied to the substrate (P-well). Under such operational voltages, since the word line WL3 and the bit line BL2 are connected due to a short circuit, electrons flow from the word line WL3 to the substrate, P-well, through the bit line BL2. The voltage drop between the control gate CG3 of the memory cell Q23 and the substrate, the P-well, is not high enough for the memory cell Q23 to be erased. - However, other memory cells Q11-Q41, Q12-Q42, Q13, Q33-Q43, and Q14-Q44 can be normally erased. For example, when erasing the memory cell Q22, 2V is applied to the word line WL2, −10V is applied to the control gate CG2, the source region S1 and the drain region D, i.e. bit line BL2, are floating, and 8V is applied to the substrate, P-well. Under such operational voltages, the voltage drop between the control gate CG2 of the memory cell Q22 and the substrate, P-well, is sufficient to drive the electrons contained in the floating gate of the memory cell Q22 passing through the tunnel oxide layer and into the substrate to be erased. Accordingly, the memory cell Q22 is erased.
- Referring to
FIGS. 4 and 5 J, when reading the memory cell Q23, Vcc is applied to the word line WL3, Vcc is applied to the control gate CG3, 0V is applied to the source region S2, and a voltage lower than 1.2V is applied to the bit line BL2. Since the word line WL3 and the bit line BL2 are connected due to a short circuit, electrons flow from the source region S2 into the word line WL3 through the drain region D and the bit line BL2. The read current becomes lower and the memory cell Q23 is falsely identified as 0. Accordingly, for the memory cell with the word line-bit line short circuit failure, the memory cell will be identified as 0 regardless of the programming or erasing status. - Referring to
FIGS. 4 and 5 K, when reading the memory cell Q22, Vcc is applied to the word line WL2, Vcc is applied to the control gate CG2, 0V is applied to the source region S1 and a voltage lower than 1.2V is applied to the bit line BL2. When electrons flow from the source region S1 into the bit line BL2 through the drain region D, since the word line WL3 and the bit line BL2 are connected due to a short circuit, some electrons also flow from the word line WL3 to the bit line BL2 and the read current becomes higher and the memory cell Q22 is falsely identified as 1. Accordingly, for the memory cell sharing the same bit line with the defective cell Q23, the memory cell is identified as 1 regardless of the programming or erasing status. - Referring to
FIGS. 4 and 5 L, when reading the memory cell Q33, Vcc is applied to the word line WL3, Vcc is applied to the control gate CG3, 0V is applied to the source region S2 and a voltage lower than 1.2V is applied to the bit line BL3. Since the word line WL3 and the bit line BL2 are connected due to a short circuit, the voltage (0V) applied to the bit line BL2 reduces the voltage of the word line WL3, and the read current becomes uncertainly lower or higher. Accordingly, the memory cell Q33 will be identified as 0 or 1. The memory cell Q33 thus cannot be correctly identified. - Similarly, for these memory cells Q13, Q33 and Q43, which share the same word line WL3 with the memory cell Q23, since the word line WL3 and the bit line BL2 are connected due to a short circuit, the voltage (0V) applied to the bit line BL2 also reduces the voltage of the word line WL3, thus the memory cells Q13, Q33 and Q43 cannot be correctly identified.
- Referring to
FIGS. 4 and 5 M, when reading the memory cell Q32, VCC is applied to the word line WL2, Vcc is applied to the control gate CG2, 0V is applied to the source region S1 and a voltage lower than 1.2V is applied to the bit line BL3. Though the word line WL3 and the bit line BL2 are connected due to a short circuit, the memory cell Q32 is not affected, and the read current becomes higher. Accordingly, the memory cell Q32 is identified as 1. - For memory cells Q11-Q41, Q12-Q42, and Q14-Q44, though the word line WL3 and the bit line BL2 are connected due to a short circuit, the memory cells Q11-Q41, Q12-Q42, and Q14-Q44 are not affected, and the read currents become higher. Accordingly, the memory cells Q11-Q41, Q12-Q42, and Q14-Q44 are identified as 1.
- The bit map generated by the equipment is shown in
FIG. 6B . As shown inFIG. 6B , since the failed memory cell Q23 is identified as 0, other memory cells Q13, Q33 and Q43, which share the same word line WL3 with the failed memory cell Q23, may be identified as 0. The other memory cells Q11-Q41, Q12-Q42, and Q14-Q44, however, are identified as 1. Accordingly, the failed word-line address can be correctly identified in the bit map. - The bit map shown in
FIG. 6A and the bit map shown inFIG. 6B are overlaid by the equipment. As shown inFIG. 6C , the overlapping area of the failed bit-line address and the failed word-line address is the location of the failed memory cell. By using the method of the present invention, the address of the word line-bit line with short circuit failure can be correctly identified. - The present invention uses the electrically analyzing method. After identifying the sector with the failed memory cell, all memory cells in the sector are programmed and read to generate a bit map. The bit map shows the failed bit-line address. Then, all memory cells in the sector are erased and read to generate another bit map. The bit map shows the failed word-line address. By overlaying these bit maps, the address of the word line-bit line short circuit can be identified. Since all of these steps described above are performed in the same equipment, the time for analyzing the memory can be reduced. In addition, the equipment can be general electrically analyzing equipment, and not necessarily the DC analyzing equipment, such as EMMI, LC, or OBIRCH. Thus, the complicated analyzing process can be avoided. Moreover, the present invention uses current-analyzing measurement and functional measurement to identify locations of defects, and is, therefore, different from the conventional location-analyzing method.
- Although the present invention has been described in terms of exemplary embodiments, it is not limited thereto. Rather, the appended claims should be constructed broadly to include other variants and embodiments of the invention which may be made by those skilled in the field of this art without departing from the scope and range of equivalents of the invention.
Claims (19)
1. A failure test method for a split gate flash memory, adapted for identifying a word line-bit line short circuit failure, the method comprising:
performing a well leakage-current test to identify a sector with a failed memory cell;
performing a programming operation on plural memory cells in the sector;
performing a first read operation on the memory cells to obtain a first bit map of the sector;
performing an erasing operation on the memory cells in the sector;
performing a second read operation on the memory cells to obtain a second bit map of the sector; and
overlaying the first bit map and the second bit map to identify a location of the failed cell in the sector.
2. The failure test method for a split gate flash memory of claim 1 , wherein the steps of the well leakage-current test, the programming, the first read and the second read operations, the erasing operation, and the overlaying are performed in a same equipment.
3. The failure test method for a split gate flash memory of claim 1 , wherein the step of the p-well leakage-current test comprises:
applying a first voltage to a well of the split gate flash memory, and applying a second voltage to word lines so that a current value detected from the sector with the failed cell is higher than a current detected from a normal sector.
4. The failure test method for a split gate flash memory of claim 3 , wherein the first voltage is 8V, the second voltage is 2V, and the current detected from the normal sector is lower than 20 μA.
5. The failure test method for a split gate flash memory of claim 1 , wherein the step of programming the memory cells comprises:
for each of the memory cells in the sector, applying a third voltage to word lines, applying a fourth voltage to control gates, and applying a fifth voltage to source regions to program the memory cells.
6. The failure test method for a split gate flash memory of claim 5 , wherein the third voltage is 2V, the fourth voltage is 10V, and the fifth voltage is 6V.
7. The failure test method for a split gate flash memory of claim 1 , wherein the first bit map shows a failed bit-line address in the sector.
8. The failure test method for a split gate flash memory of claim 7 , wherein in the first bit map, the failed memory cell is identified as 0, and other memory cells which share a same bit line with the failed memory cell are identified as 1.
9. The failure test method for a split gate flash memory of claim 1 , wherein the step of performing the erasing operation for the memory cells in the sector comprises:
for each of the memory cells in the sector, applying a sixth voltage to word lines, applying a seventh voltage to control gates, applying an eighth voltage to a well, and floating source regions to erase the memory cells.
10. The failure test method for a split gate flash memory of claim 9 , wherein the sixth voltage is 2V, the seventh voltage is −10V, and the eighth voltage is 8V.
11. The failure test method for a split gate flash memory of claim 1 , wherein the second bit map shows a failed word-line address in the sector.
12. The failure test method for a split gate flash memory of claim 11 , wherein in the second bit map, the failed memory cell is identified as 0, and other memory cells which share a same word line with the failed memory cell are identified as 0 or 1.
13. A failure test method for a split gate flash memory, adapted for identifying a word line-bit line short circuit failure, the method comprising:
performing a well leakage-current test to identify a sector with a failed memory cell;
performing a programming operation on plural memory cells in the sector;
performing a first read operation on the memory cells to obtain a first bit map of the sector, wherein the first bit map shows a failed bit-line address in the sector;
performing an erasing operation on the memory cells in the sector;
performing a second read operation on the memory cells to obtain a second bit map of the sector, wherein the second bit map shows a failed word-line address of the sector; and
performing an overlaying step to stack the first bit map and the second bit map to identify an address of the failed memory cell in the sector, wherein the steps of the well leakage-current test, the programming, the first read and the second read operations, the erasing operation, and the overlaying step are performed in a same equipment.
14. The failure test method for a split gate flash memory of claim 13 , wherein the step of the p-well leakage-current test comprises:
applying a first voltage to a well of the split gate flash memory, and applying a second voltage to word lines so that a current value detected from the sector with the failed cell is higher than that detected from a normal sector.
15. The failure test method for a split gate flash memory of claim 14 , wherein the first voltage is 8V, the second voltage is 2V, and the current detected from the normal sector is lower than 20 μA.
16. The failure test method for a split gate flash memory of claim 13 , wherein the step of programming the memory cells comprises:
for each of the memory cells in the sector, applying a third voltage to word lines, applying a fourth voltage to control gates, and applying a fifth voltage to source regions to program the memory cells.
17. The failure test method for a split gate flash memory of claim 16 , wherein the third voltage is 2V, the fourth voltage is 10V, and the fifth voltage is 6V.
18. The failure test method for a split gate flash memory of claim 13 , wherein the step of performing the erasing operation on the memory cells in the sector comprises:
for each of the memory cells in the sector, applying a sixth voltage to word lines, applying a seventh voltage to control gates, applying an eighth voltage to a well, and floating source regions to erase the memory cells.
19. The failure test method for a split gate flash memory of claim 18 wherein the sixth voltage is 2V, the seventh voltage is −10V, and the eighth voltage is 8V.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/904,342 US7050344B1 (en) | 2004-11-04 | 2004-11-04 | Failure test method for split gate flash memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/904,342 US7050344B1 (en) | 2004-11-04 | 2004-11-04 | Failure test method for split gate flash memory |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060098505A1 true US20060098505A1 (en) | 2006-05-11 |
US7050344B1 US7050344B1 (en) | 2006-05-23 |
Family
ID=36316161
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/904,342 Active US7050344B1 (en) | 2004-11-04 | 2004-11-04 | Failure test method for split gate flash memory |
Country Status (1)
Country | Link |
---|---|
US (1) | US7050344B1 (en) |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090225602A1 (en) * | 2005-05-26 | 2009-09-10 | Micron Technology, Inc. | Multi-state memory cell |
US20090315616A1 (en) * | 2008-06-24 | 2009-12-24 | Qui Vi Nguyen | Clock Generator Circuit for a Charge Pump |
US20110018617A1 (en) * | 2009-07-24 | 2011-01-27 | Khin Htoo | Charge Pump with Reduced Energy Consumption Through Charge Sharing and Clock Boosting Suitable for High Voltage Word Line in Flash Memories |
US20110133820A1 (en) * | 2009-12-09 | 2011-06-09 | Feng Pan | Multi-Stage Charge Pump with Variable Number of Boosting Stages |
WO2012006160A1 (en) * | 2010-07-09 | 2012-01-12 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays: current based approach |
US8294509B2 (en) | 2010-12-20 | 2012-10-23 | Sandisk Technologies Inc. | Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances |
US8305807B2 (en) | 2010-07-09 | 2012-11-06 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
US8339185B2 (en) | 2010-12-20 | 2012-12-25 | Sandisk 3D Llc | Charge pump system that dynamically selects number of active stages |
US8379454B2 (en) | 2011-05-05 | 2013-02-19 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8400212B1 (en) | 2011-09-22 | 2013-03-19 | Sandisk Technologies Inc. | High voltage charge pump regulation system with fine step adjustment |
US8432732B2 (en) | 2010-07-09 | 2013-04-30 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays |
US8514628B2 (en) | 2011-09-22 | 2013-08-20 | Sandisk Technologies Inc. | Dynamic switching approach to reduce area and power consumption of high voltage charge pumps |
US8699247B2 (en) | 2011-09-09 | 2014-04-15 | Sandisk Technologies Inc. | Charge pump system dynamically reconfigurable for read and program |
US8726104B2 (en) | 2011-07-28 | 2014-05-13 | Sandisk Technologies Inc. | Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages |
US8750042B2 (en) | 2011-07-28 | 2014-06-10 | Sandisk Technologies Inc. | Combined simultaneous sensing of multiple wordlines in a post-write read (PWR) and detection of NAND failures |
US8775901B2 (en) | 2011-07-28 | 2014-07-08 | SanDisk Technologies, Inc. | Data recovery for defective word lines during programming of non-volatile memory arrays |
US9154027B2 (en) | 2013-12-09 | 2015-10-06 | Sandisk Technologies Inc. | Dynamic load matching charge pump for reduced current consumption |
US9164526B2 (en) | 2012-09-27 | 2015-10-20 | Sandisk Technologies Inc. | Sigma delta over-sampling charge pump analog-to-digital converter |
US9449707B2 (en) * | 2014-12-19 | 2016-09-20 | Freescale Semiconductor, Inc. | Systems and methods to mitigate program gate disturb in split-gate flash cell arrays |
US9520776B1 (en) | 2015-09-18 | 2016-12-13 | Sandisk Technologies Llc | Selective body bias for charge pump transfer switches |
US9647536B2 (en) | 2015-07-28 | 2017-05-09 | Sandisk Technologies Llc | High voltage generation using low voltage devices |
US9698676B1 (en) | 2016-03-11 | 2017-07-04 | Sandisk Technologies Llc | Charge pump based over-sampling with uniform step size for current detection |
US9810723B2 (en) | 2012-09-27 | 2017-11-07 | Sandisk Technologies Llc | Charge pump based over-sampling ADC for current detection |
US9917507B2 (en) | 2015-05-28 | 2018-03-13 | Sandisk Technologies Llc | Dynamic clock period modulation scheme for variable charge pump load currents |
CN108074615A (en) * | 2016-11-11 | 2018-05-25 | 北京兆易创新科技股份有限公司 | A kind of method and device for improving NOR type FLASH stability |
CN109727991A (en) * | 2018-12-29 | 2019-05-07 | 上海华力微电子有限公司 | The test structure and its manufacturing method of grid flash memory |
US20190279732A1 (en) * | 2018-03-06 | 2019-09-12 | Winbond Electronics Corp. | Detection methods for nor flash memory |
KR20190133236A (en) * | 2017-03-30 | 2019-12-02 | 실리콘 스토리지 테크놀로지 인크 | System and method for generating random numbers based on nonvolatile memory cell array entropy |
US20190392899A1 (en) * | 2018-06-20 | 2019-12-26 | Microchip Technology Incorporated | Split-Gate Flash Memory Cell With Improved Read Performance |
WO2021015813A1 (en) * | 2019-07-19 | 2021-01-28 | Silicon Storage Technology, Inc. | Testing circuitry and methods for analog neural memory in artificial neural network |
US11393546B2 (en) | 2019-07-19 | 2022-07-19 | Silicon Storage Technology, Inc. | Testing circuitry and methods for analog neural memory in artificial neural network |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7405972B1 (en) * | 2007-01-22 | 2008-07-29 | Ememory Technology Inc. | Non-volatile memory array |
KR101588293B1 (en) * | 2009-02-17 | 2016-01-26 | 삼성전자주식회사 | method of reading data in a non-volatile memory device |
JP2011170941A (en) * | 2010-02-22 | 2011-09-01 | Fujitsu Semiconductor Ltd | Semiconductor memory and system |
US9720769B2 (en) | 2014-12-03 | 2017-08-01 | Sandisk Technologies Llc | Storage parameters for a data storage device |
US9785493B1 (en) * | 2016-12-09 | 2017-10-10 | Sandisk Technologies Llc | Data recovery method after word line-to-word line short circuit |
CN110706728B (en) * | 2019-09-29 | 2021-08-31 | 长江存储科技有限责任公司 | Method and device for confirming physical position of failure address in chip storage area |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5659550A (en) * | 1992-09-21 | 1997-08-19 | Sandisk Corporation | Latent defect handling in EEPROM devices |
US6355524B1 (en) * | 2000-08-15 | 2002-03-12 | Mosel Vitelic, Inc. | Nonvolatile memory structures and fabrication methods |
US6515923B1 (en) * | 2001-02-02 | 2003-02-04 | Matrix Semiconductor, Inc. | Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays |
US6567305B2 (en) * | 2000-06-09 | 2003-05-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device in which source line potential is controlled in accordance with data programming mode |
US6584018B2 (en) * | 2001-10-05 | 2003-06-24 | Mosel Vitelic, Inc. | Nonvolatile memory structures and access methods |
-
2004
- 2004-11-04 US US10/904,342 patent/US7050344B1/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5659550A (en) * | 1992-09-21 | 1997-08-19 | Sandisk Corporation | Latent defect handling in EEPROM devices |
US6567305B2 (en) * | 2000-06-09 | 2003-05-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device in which source line potential is controlled in accordance with data programming mode |
US6355524B1 (en) * | 2000-08-15 | 2002-03-12 | Mosel Vitelic, Inc. | Nonvolatile memory structures and fabrication methods |
US6515923B1 (en) * | 2001-02-02 | 2003-02-04 | Matrix Semiconductor, Inc. | Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays |
US6584018B2 (en) * | 2001-10-05 | 2003-06-24 | Mosel Vitelic, Inc. | Nonvolatile memory structures and access methods |
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090225602A1 (en) * | 2005-05-26 | 2009-09-10 | Micron Technology, Inc. | Multi-state memory cell |
US9030877B2 (en) | 2007-08-30 | 2015-05-12 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
US20090315616A1 (en) * | 2008-06-24 | 2009-12-24 | Qui Vi Nguyen | Clock Generator Circuit for a Charge Pump |
US8710907B2 (en) | 2008-06-24 | 2014-04-29 | Sandisk Technologies Inc. | Clock generator circuit for a charge pump |
US8339183B2 (en) | 2009-07-24 | 2012-12-25 | Sandisk Technologies Inc. | Charge pump with reduced energy consumption through charge sharing and clock boosting suitable for high voltage word line in flash memories |
US20110018617A1 (en) * | 2009-07-24 | 2011-01-27 | Khin Htoo | Charge Pump with Reduced Energy Consumption Through Charge Sharing and Clock Boosting Suitable for High Voltage Word Line in Flash Memories |
US20110133820A1 (en) * | 2009-12-09 | 2011-06-09 | Feng Pan | Multi-Stage Charge Pump with Variable Number of Boosting Stages |
US8432732B2 (en) | 2010-07-09 | 2013-04-30 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays |
US8305807B2 (en) | 2010-07-09 | 2012-11-06 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
WO2012006160A1 (en) * | 2010-07-09 | 2012-01-12 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays: current based approach |
US8514630B2 (en) | 2010-07-09 | 2013-08-20 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays: current based approach |
USRE46263E1 (en) | 2010-12-20 | 2017-01-03 | Sandisk Technologies Llc | Charge pump system that dynamically selects number of active stages |
US8294509B2 (en) | 2010-12-20 | 2012-10-23 | Sandisk Technologies Inc. | Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances |
US8339185B2 (en) | 2010-12-20 | 2012-12-25 | Sandisk 3D Llc | Charge pump system that dynamically selects number of active stages |
US8379454B2 (en) | 2011-05-05 | 2013-02-19 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8726104B2 (en) | 2011-07-28 | 2014-05-13 | Sandisk Technologies Inc. | Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages |
US8750042B2 (en) | 2011-07-28 | 2014-06-10 | Sandisk Technologies Inc. | Combined simultaneous sensing of multiple wordlines in a post-write read (PWR) and detection of NAND failures |
US8775901B2 (en) | 2011-07-28 | 2014-07-08 | SanDisk Technologies, Inc. | Data recovery for defective word lines during programming of non-volatile memory arrays |
US8873288B2 (en) | 2011-07-28 | 2014-10-28 | Sandisk Technologies Inc. | Simultaneous sensing of multiple wordlines and detection of NAND failures |
US8699247B2 (en) | 2011-09-09 | 2014-04-15 | Sandisk Technologies Inc. | Charge pump system dynamically reconfigurable for read and program |
US8514628B2 (en) | 2011-09-22 | 2013-08-20 | Sandisk Technologies Inc. | Dynamic switching approach to reduce area and power consumption of high voltage charge pumps |
US8400212B1 (en) | 2011-09-22 | 2013-03-19 | Sandisk Technologies Inc. | High voltage charge pump regulation system with fine step adjustment |
US9164526B2 (en) | 2012-09-27 | 2015-10-20 | Sandisk Technologies Inc. | Sigma delta over-sampling charge pump analog-to-digital converter |
US9810723B2 (en) | 2012-09-27 | 2017-11-07 | Sandisk Technologies Llc | Charge pump based over-sampling ADC for current detection |
US9154027B2 (en) | 2013-12-09 | 2015-10-06 | Sandisk Technologies Inc. | Dynamic load matching charge pump for reduced current consumption |
US9449707B2 (en) * | 2014-12-19 | 2016-09-20 | Freescale Semiconductor, Inc. | Systems and methods to mitigate program gate disturb in split-gate flash cell arrays |
US9917507B2 (en) | 2015-05-28 | 2018-03-13 | Sandisk Technologies Llc | Dynamic clock period modulation scheme for variable charge pump load currents |
US9647536B2 (en) | 2015-07-28 | 2017-05-09 | Sandisk Technologies Llc | High voltage generation using low voltage devices |
US9520776B1 (en) | 2015-09-18 | 2016-12-13 | Sandisk Technologies Llc | Selective body bias for charge pump transfer switches |
US9698676B1 (en) | 2016-03-11 | 2017-07-04 | Sandisk Technologies Llc | Charge pump based over-sampling with uniform step size for current detection |
CN108074615A (en) * | 2016-11-11 | 2018-05-25 | 北京兆易创新科技股份有限公司 | A kind of method and device for improving NOR type FLASH stability |
KR102208056B1 (en) | 2017-03-30 | 2021-01-27 | 실리콘 스토리지 테크놀로지 인크 | System and method for generating random numbers based on nonvolatile memory cell array entropy |
EP3602084A4 (en) * | 2017-03-30 | 2020-07-15 | Silicon Storage Technology, Inc. | System and method for generating random numbers based on non-volatile memory cell array entropy |
KR20190133236A (en) * | 2017-03-30 | 2019-12-02 | 실리콘 스토리지 테크놀로지 인크 | System and method for generating random numbers based on nonvolatile memory cell array entropy |
US10566072B2 (en) * | 2018-03-06 | 2020-02-18 | Winbond Electronics Corp. | Detection methods for NOR flash memory |
US20190279732A1 (en) * | 2018-03-06 | 2019-09-12 | Winbond Electronics Corp. | Detection methods for nor flash memory |
US20190392899A1 (en) * | 2018-06-20 | 2019-12-26 | Microchip Technology Incorporated | Split-Gate Flash Memory Cell With Improved Read Performance |
US10847225B2 (en) * | 2018-06-20 | 2020-11-24 | Microchip Technology Incorporated | Split-gate flash memory cell with improved read performance |
CN109727991A (en) * | 2018-12-29 | 2019-05-07 | 上海华力微电子有限公司 | The test structure and its manufacturing method of grid flash memory |
WO2021015813A1 (en) * | 2019-07-19 | 2021-01-28 | Silicon Storage Technology, Inc. | Testing circuitry and methods for analog neural memory in artificial neural network |
TWI753492B (en) * | 2019-07-19 | 2022-01-21 | 美商超捷公司 | Testing circuitry and methods for analog neural memory in artificial neural network |
US11393546B2 (en) | 2019-07-19 | 2022-07-19 | Silicon Storage Technology, Inc. | Testing circuitry and methods for analog neural memory in artificial neural network |
US11449741B2 (en) | 2019-07-19 | 2022-09-20 | Silicon Storage Technology, Inc. | Testing circuitry and methods for analog neural memory in artificial neural network |
US11783904B2 (en) | 2019-07-19 | 2023-10-10 | Silicon Storage Technology, Inc. | Compensation for leakage in an array of analog neural memory cells in an artificial neural network |
JP7359935B2 (en) | 2019-07-19 | 2023-10-11 | シリコン ストーリッジ テクノロージー インコーポレイテッド | Test circuit and method for analog neural memory in artificial neural networks |
Also Published As
Publication number | Publication date |
---|---|
US7050344B1 (en) | 2006-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7050344B1 (en) | Failure test method for split gate flash memory | |
US6449188B1 (en) | Low column leakage nor flash array-double cell implementation | |
US7558120B2 (en) | Semiconductor integrated circuit device comprising MOS transistor having charge storage layer and method for testing semiconductor memory device | |
JP3236105B2 (en) | Nonvolatile semiconductor memory device and operation test method thereof | |
US6684173B2 (en) | System and method of testing non-volatile memory cells | |
CN1853241B (en) | Methods for identifying non-volatile memory elements with poor subthreshold slope or weak transconductance | |
JP5325913B2 (en) | Nonvolatile flash memory | |
US8009474B2 (en) | Semiconductor storage device and read voltage correction method | |
US20070025167A1 (en) | Method for testing a memory device, test unit for testing a memory device and memory device | |
US6363014B1 (en) | Low column leakage NOR flash array-single cell implementation | |
US6850437B2 (en) | Nonvolatile semiconductor memory device and method of retrieving faulty in the same | |
US7330374B2 (en) | Nonvolatile semiconductor memory device, such as an EEPROM or a flash memory, with reference cells | |
US8072808B2 (en) | Nonvolatile semiconductor memory device | |
US8225149B2 (en) | Semiconductor testing apparatus and method | |
KR100250756B1 (en) | Test cell for flash eeprom chracterization and method therefor | |
US10431321B1 (en) | Embedded transconductance test circuit and method for flash memory cells | |
US20030085727A1 (en) | Test structure and method for determining a minimum tunnel opening size in a non-volatile memory cell | |
JP3468730B2 (en) | Test method for nonvolatile semiconductor memory device | |
JPH09115292A (en) | Semiconductor nonvolatile memory | |
US6822259B1 (en) | Method of detecting and distinguishing stack gate edge defects at the source or drain junction | |
JPH06196000A (en) | Screening method for non-volatile semiconductor storage device | |
JP3403684B2 (en) | Semiconductor device | |
JP2008085209A (en) | Semiconductor device and method for testing it | |
Kalva | Wafer probe and package test failure analysis of NAND flash memory | |
Kalva | WAFER PROBE AND PACKAGE TEST FAILURE ANALYSIS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PROMOS TECHNOLOGIES INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHO, CHIH-HUNG;TSAI, MING-SHIAHN;HSU, SHIH-TSE;AND OTHERS;REEL/FRAME:015335/0356 Effective date: 20041102 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |