US20060140007A1 - Non-volatile memory and method with shared processing for an aggregate of read/write circuits - Google Patents
Non-volatile memory and method with shared processing for an aggregate of read/write circuits Download PDFInfo
- Publication number
- US20060140007A1 US20060140007A1 US11/026,536 US2653604A US2006140007A1 US 20060140007 A1 US20060140007 A1 US 20060140007A1 US 2653604 A US2653604 A US 2653604A US 2006140007 A1 US2006140007 A1 US 2006140007A1
- Authority
- US
- United States
- Prior art keywords
- data
- volatile memory
- read
- processor
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5642—Sensing or reading circuits; Data output circuits
Definitions
- This invention relates generally to non-volatile semiconductor memory such as electrically erasable programmable read-only memory (EEPROM) and flash EEPROM, and specifically ones having an aggregate of highly compact and high performance read/write circuits sharing a common processor.
- EEPROM electrically erasable programmable read-only memory
- flash EEPROM flash EEPROM
- Solid-state memory capable of nonvolatile storage of charge, particularly in the form of EEPROM and flash EEPROM packaged as a small form factor card, has recently become the storage of choice in a variety of mobile and handheld devices, notably information appliances and consumer electronics products.
- RAM random access memory
- flash memory is non-volatile, retaining its stored data even after power is turned off.
- flash memory is increasingly being used in mass storage applications.
- Conventional mass storage, based on rotating magnetic medium such as hard drives and floppy disks, is unsuitable for the mobile and handheld environment. This is because disk drives tend to be bulky, are prone to mechanical failure and have high latency and high power requirements.
- flash memory both embedded and in the form of a removable card is ideally suited in the mobile and handheld environment because of its small size, low power consumption, high speed and high reliability features.
- EEPROM and electrically programmable read-only memory are non-volatile memory that can be erased and have new data written or “programmed” into their memory cells. Both utilize a floating (unconnected) conductive gate, in a field effect transistor structure, positioned over a channel region in a semiconductor substrate, between source and drain regions. A control gate is then provided over the floating gate. The threshold voltage characteristic of the transistor is controlled by the amount of charge that is retained on the floating gate. That is, for a given level of charge on the floating gate, there is a corresponding voltage (threshold) that must be applied to the control gate before the transistor is turned “on” to permit conduction between its source and drain regions.
- threshold voltage characteristic of the transistor is controlled by the amount of charge that is retained on the floating gate. That is, for a given level of charge on the floating gate, there is a corresponding voltage (threshold) that must be applied to the control gate before the transistor is turned “on” to permit conduction between its source and drain regions.
- the floating gate can hold a range of charges and therefore can be programmed to any threshold voltage level within a threshold voltage window.
- the size of the threshold voltage window is delimited by the minimum and maximum threshold levels of the device, which in turn correspond to the range of the charges that can be programmed onto the floating gate.
- the threshold window generally depends on the memory device's characteristics, operating conditions and history. Each distinct, resolvable threshold voltage level range within the window may, in principle, be used to designate a definite memory state of the cell.
- the transistor serving as a memory cell is typically programmed to a “programmed” state by one of two mechanisms.
- hot electron injection a high voltage applied to the drain accelerates electrons across the substrate channel region.
- control gate pulls the hot electrons through a thin gate dielectric onto the floating gate.
- tunnel injection a high voltage is applied to the control gate relative to the substrate. In this way, electrons are pulled from the substrate to the intervening floating gate.
- the memory device may be erased by a number of mechanisms.
- EPROM the memory is bulk erasable by removing the charge from the floating gate by ultraviolet radiation.
- EEPROM a memory cell is electrically erasable, by applying a high voltage to the substrate relative to the control gate so as to induce electrons in the floating gate to tunnel through a thin oxide to the substrate channel region (i.e., Fowler-Nordheim tunneling.)
- the EEPROM is erasable byte by byte.
- flash EEPROM the memory is electrically erasable either all at once or one or more blocks at a time, where a block may consist of 512 bytes or more of memory.
- the memory devices typically comprise one or more memory chips that may be mounted on a card.
- Each memory chip comprises an array of memory cells supported by peripheral circuits such as decoders and erase, write and read circuits.
- peripheral circuits such as decoders and erase, write and read circuits.
- the more sophisticated memory devices also come with a controller that performs intelligent and higher level memory operations and interfacing.
- non-volatile solid-state memory devices may employ different types of memory cells, each type having one or more charge storage element.
- FIGS. 1A-1E illustrate schematically different examples of non-volatile memory cells.
- FIG. 1A illustrates schematically a non-volatile memory in the form of an EEPROM cell with a floating gate for storing charge.
- An electrically erasable and programmable read-only memory (EEPROM) has a similar structure to EPROM, but additionally provides a mechanism for loading and removing charge electrically from its floating gate upon application of proper voltages without the need for exposure to UV radiation. Examples of such cells and methods of manufacturing them are given in U.S. Pat. No. 5,595,924.
- FIG. 1B illustrates schematically a flash EEPROM cell having both a select gate and a control or steering gate.
- the memory cell 10 has a “split-channel” 12 between source 14 and drain 16 diffusions.
- a cell is formed effectively with two transistors T 1 and T 2 in series.
- T 1 serves as a memory transistor having a floating gate 20 and a control gate 30 .
- the floating gate is capable of storing a selectable amount of charge. The amount of current that can flow through the T 1 's portion of the channel depends on the voltage on the control gate 30 and the amount of charge residing on the intervening floating gate 20 .
- T 2 serves as a select transistor having a select gate 40 .
- T 2 When T 2 is turned on by a voltage at the select gate 40 , it allows the current in the T 1 's portion of the channel to pass between the source and drain.
- the select transistor provides a switch along the source-drain channel independent of the voltage at the control gate.
- One advantage is that it can be used to turn off those cells that are still conducting at zero control gate voltage due to their charge depletion (positive) at their floating gates.
- the other advantage is that it allows source side injection programming to be more easily implemented.
- One simple embodiment of the split-channel memory cell is where the select gate and the control gate are connected to the same word line as indicated schematically by a dotted line shown in FIG. 1B .
- This is accomplished by having a charge storage element (floating gate) positioned over one portion of the channel and a control gate structure (which is part of a word line) positioned over the other channel portion as well as over the charge storage element.
- This effectively forms a cell with two transistors in series, one (the memory transistor) with a combination of the amount of charge on the charge storage element and the voltage on the word line controlling the amount of current that can flow through its portion of the channel, and the other (the select transistor) having the word line alone serving as its gate. Examples of such cells, their uses in memory systems and methods of manufacturing them are given in U.S. Pat. Nos. 5,070,032, 5,095,344, 5,315,541, 5,343,063, and 5,661,053.
- a more refined embodiment of the split-channel cell shown in FIG. 1B is when the select gate and the control gate are independent and not connected by the dotted line between them.
- One implementation has the control gates of one column in an array of cells connected to a control (or steering) line perpendicular to the word line. The effect is to relieve the word line from having to perform two functions at the same time when reading or programming a selected cell. Those two functions are (1) to serve as a gate of a select transistor, thus requiring a proper voltage to turn the select transistor on and off, and (2) to drive the voltage of the charge storage element to a desired level through an electric field (capacitive) coupling between the word line and the charge storage element. It is often difficult to perform both of these functions in an optimum manner with a single voltage.
- FIG. 1C illustrates schematically another flash EEPROM cell having dual floating gates and independent select and control gates.
- the memory cell 10 is similar to that of FIG. 1B except it effectively has three transistors in series.
- two storage elements i.e., that of T 1 -left and T 1 -right
- the memory transistors have floating gates 20 and 20 ′, and control gates 30 and 30 ′, respectively.
- the select transistor T 2 is controlled by a select gate 40 . At any one time, only one of the pair of memory transistors is accessed for read or write.
- both the T 2 and T 1 -right are turned on to allow the current in the T 1 -left's portion of the channel to pass between the source and the drain.
- T 2 and T 1 -left are turned on.
- Erase is effected by having a portion of the select gate polysilicon in close proximity to the floating gate and applying a substantial positive voltage (e.g. 20V) to the select gate so that the electrons stored within the floating gate can tunnel to the select gate polysilicon.
- FIG. 1D illustrates schematically a string of memory cells organized into an NAND cell.
- a pair of select transistors S 1 , S 2 controls the memory transistors chain's connection to the external via the NAND cell's source terminal 54 and drain terminal 56 .
- the source select transistor S 1 when the source select transistor S 1 is turned on, the source terminal is coupled to a source line.
- the drain select transistor S 2 is turned on, the drain terminal of the NAND cell is coupled to a bit line of the memory array.
- Each memory transistor in the chain has a charge storage element to store a given amount of charge so as to represent an intended memory state.
- a control gate of each memory transistor provides control over read and write operations.
- a control gate of each of the select transistors S 1 , S 2 provides control access to the NAND cell via its source terminal 54 and drain terminal 56 respectively.
- FIG. 1E illustrates schematically a non-volatile memory with a dielectric layer for storing charge.
- a dielectric layer is used.
- Such memory devices utilizing dielectric storage element have been described by Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, no. 11, November 2000, pp. 543-545.
- An ONO dielectric layer extends across the channel between source and drain diffusions. The charge for one data bit is localized in the dielectric layer adjacent to the drain, and the charge for the other data bit is localized in the dielectric layer adjacent to the source.
- U.S. Pat. Nos. 5,768,192 and 6,011,725 disclose a nonvolatile memory cell having a trapping dielectric sandwiched between two silicon dioxide layers. Multi-state data storage is implemented by separately reading the binary states of the spatially separated charge storage regions within the dielectric.
- a memory device typically comprises of a two-dimensional array of memory cells arranged in rows and columns and addressable by word lines and bit lines.
- the array can be formed according to an NOR type or an NAND type architecture.
- FIG. 2 illustrates an example of an NOR array of memory cells.
- Memory devices with an NOR type architecture have been implemented with cells of the type illustrated in FIGS. 1B or IC.
- Each row of memory cells are connected by their sources and drains in a daisy-chain manner. This design is sometimes referred to as a virtual ground design.
- Each memory cell 10 has a source 14 , a drain 16 , a control gate 30 and a select gate 40 .
- the cells in a row have their select gates connected to word line 42 .
- the cells in a column have their sources and drains respectively connected to selected bit lines 34 and 36 .
- a steering line 36 also connects the control gates of the cells in a column.
- FIG. 3 illustrates an example of an NAND array of memory cells, such as that shown in FIG. 1D .
- a bit line is coupled to the drain terminal 56 of each NAND cell.
- a source line may connect all their source terminals 54 .
- the control gates of the NAND cells along a row are connected to a series of corresponding word lines. An entire row of NAND cells can be addressed by turning on the pair of select transistors (see FIG. 1D ) with appropriate voltages on their control gates via the connected word lines.
- Erase circuits are provided to erase one or more blocks of memory cells.
- a non-volatile memory such as EEPROM is referred to as a “Flash” EEPROM when an entire array of cells, or significant groups of cells of the array, is electrically erased together (i.e., in a flash). Once erased, the group of cells can then be reprogrammed.
- the group of cells erasable together may consist one or more addressable erase unit.
- the erase unit or block typically stores one or more pages of data, the page being the unit of programming and reading, although more than one page may be programmed or read in a single operation.
- Each page typically stores one or more sectors of data, the size of the sector being defined by the host system.
- An example is a sector of 512 bytes of user data, following a standard established with magnetic disk drives, plus some number of bytes of overhead information about the user data and/or the block in with it is stored.
- At least one current breakpoint level is established so as to partition the conduction window into two regions.
- a cell When a cell is read by applying predetermined, fixed voltages, its source/drain current is resolved into a memory state by comparing with the breakpoint level (or reference current I REF ) If the current read is higher than that of the breakpoint level, the cell is determined to be in one logical state (e.g., a “zero” state). On the other hand, if the current is less than that of the breakpoint level, the cell is determined to be in the other logical state (e.g., a “one” state). Thus, such a two-state cell stores one bit of digital information.
- a reference current . source which may be externally programmable, is often provided as part of a memory system to generate the breakpoint level current.
- flash EEPROM devices are being fabricated with higher and higher density as the state of the semiconductor technology advances.
- Another method for increasing storage capacity is to have each memory cell store more than two states.
- the conduction window is partitioned into more than two regions by more than one breakpoint such that each cell is capable of storing more than one bit of data.
- the information that a given EEPROM array can store is thus increased with the number of states that each cell can store.
- EEPROM or flash EEPROM with multi-state or multi-level memory cells have been described in U.S. Pat. No. 5,172,338.
- the memory state of a cell is usually read by sensing the conduction current across the source and drain electrodes of the cell when a reference voltage is applied to the control gate.
- a corresponding conduction current with respect to a fixed reference control gate voltage may be detected.
- the range of charge programmable onto the floating gate defines a corresponding threshold voltage window or a corresponding conduction current window.
- the threshold voltage for a given memory state under test is set at the control gate and detect if the conduction current is lower or higher than a threshold current.
- the detection of the conduction current relative to a threshold current is accomplished by examining the rate the conduction current is discharging through the capacitance of the bit line.
- FIG. 4 illustrates the relation between the source-drain current I D and the control gate voltage V CG for four different charges Q 1 -Q 4 that the floating gate may be selectively storing at any one time.
- the four solid I D versus V CG curves represent four possible charge levels that can be programmed on a floating gate of a memory cell, respectively corresponding to four possible memory states.
- the threshold voltage window of a population of cells may range from 0.5V to 3.5V.
- Six memory states may be demarcated by partitioning the threshold window into five regions in interval of 0.5V each.
- Q 4 is in a memory state “5”.
- U.S. Pat. No. 4,357,685 discloses a method of programming a 2-state EPROM in which when a cell is programmed to a given state, it is subject to successive programming voltage pulses, each time adding incremental charge to the floating gate. In between pulses, the cell is read back or verified to determine its source-drain current relative to the breakpoint level. Programming stops when the current state has been verified to reach the desired state.
- the programming pulse train used may have increasing period or amplitude.
- Prior art programming circuits simply apply programming pulses to step through the threshold window from the erased or ground state until the target state is reached. Practically, to allow for adequate resolution, each partitioned or demarcated region would require at least about five programming steps to transverse. The performance is acceptable for 2-state memory cells. However, for multi-state cells, the number of steps required increases with the number of partitions and therefore, the programming precision or resolution must be increased. For example, a 16-state cell may require on average at least 40 programming pulses to program to a target state.
- FIG. 5 illustrates schematically a memory device with a typical arrangement of a memory array 100 accessible by read/write circuits 170 via row decoder 130 and column decoder 160 .
- a memory transistor of a memory cell in the memory array 100 is addressable via a set of selected word line(s) and bit line(s).
- the row decoder 130 selects one or more word lines and the column decoder 160 selects one or more bit lines in order to apply appropriate voltages to the respective gates of the addressed memory transistor.
- Read/write circuits 170 are provided to read or write (program) the memory states of addressed memory transistors.
- the read/write circuits 170 comprise a number of read/write modules connectable via bit lines to memory elements in the array.
- FIG. 6A is a schematic block diagram of an individual read/write module 190 .
- a sense amplifier determines the current flowing through the drain of an addressed memory transistor connected via a selected bit line. The current depends on the charge stored in the memory transistor and its control gate voltage. For example, in a multi-state EEPROM cell, its floating gate can be charged to one of several different levels. For a 4-level cell, it may be used to store two bits of data. The level detected by the sense amplifier is converted by a level-to-bits conversion logic to a set of data bits to be stored in a data latch.
- a logical “page” of memory elements are read or programmed together.
- a row typically contains several interleaved pages. All memory elements of a page will be read or programmed together.
- the column decoder will selectively connect each one of the interleaved pages to a corresponding number of read/write modules.
- the memory array is designed to have a page size of 532 bytes (512 bytes plus 20 bytes of overheads.) If each column contains a drain bit line and there are two interleaved pages per row, this amounts to 8512 columns with each page being associated with 4256 columns.
- the read/write modules forming the read/write circuits 170 can be arranged into various architectures.
- the read/write circuits 170 is organized into banks of read/write stacks 180 .
- Each read/write stack 180 is a stack of read/write modules 190 .
- the column spacing is determined by the size of the one or two transistors that occupy it.
- the circuitry of a read/write module will likely be implemented with many more transistors and circuit elements and therefore will occupy a space over many columns. In order to service more than one column among the occupied columns, multiple modules are stacked up on top of each other.
- FIG. 6B shows the read/write stack of FIG. 5 implemented conventionally by a stack of read/write modules 190 .
- a read/write module may extend over sixteen columns, then a read/write stack 180 with a stack of eight read/write modules can be used to service eight columns in parallel.
- the read/write stack can be coupled via a column decoder to either the eight odd (1, 3, 5, 7, 9, 11, 13, 15) columns or the eight even (2, 4, 6, 8, 10, 12, 14, 16) columns among the bank.
- a block decoder is used to multiplex the set of read/write modules to either the even page or the odd page. In this way, whenever one set bit lines are being read or programmed, the interleaving set can be grounded to minimize immediate neighbor coupling.
- the interleaving page architecture is disadvantageous in at least three respects. First, it requires additional multiplexing circuitry. Secondly, it is slow in performance. To finish read or program of memory cells connected by a word line or in a row, two read or two program operations are required. Thirdly, it is also not optimum in addressing other disturb effects such as field coupling between neighboring charge storage elements at the floating gate level when the two neighbors are programmed at different times, such as separately in odd and even pages.
- the problem of neighboring field coupling becomes more pronounced with ever closer spacing between memory transistors.
- a charge storage element is sandwiched between a channel region and a control gate.
- the current that flows in the channel region is a function of the resultant electric field contributed by the field at the control gate and the charge storage element.
- memory transistors With ever increasing density, memory transistors are formed closer and closer together.
- the field from neighboring charge elements then becomes significant contributor to the resultant field of an affected cell.
- the neighboring field depends on the charge programmed into the charge storage elements of the neighbors. This perturbing field is dynamic in nature as it changes with the programmed states of the neighbors. Thus, an affected cell may read differently at different time depending on the changing states of the neighbors.
- the conventional architecture of interleaving page exacerbates the error caused by neighboring floating gate coupling. Since the even page and the odd page are programmed and read independently of each other, a page may be programmed under one set of condition but read back under an entirely different set of condition, depending on what has happened to the intervening page in the meantime.
- the read errors will become more severe with increasing density, requiring a more accurate read operation and coarser partitioning of the threshold window for multi-state implementation. Performance will suffer and the potential capacity in a multi-state implementation is limited.
- United States Patent Publication No. US-2004-0060031-A1 discloses a high performance yet compact non-volatile memory device having a large block of read/write circuits to read and write a corresponding block of memory cells in parallel.
- the memory device has an architecture that reduces redundancy in the block of read/write circuits to a minimum.
- Significant saving in space as well as power is accomplished by redistributing the block of read/write modules into a block read/write module core portions that operate in parallel while interacting with a substantially smaller sets of common portions in a time-multiplexing manner.
- data processing among read/write circuits between a plurality of sense amplifiers and data latches is performed by a shared processor.
- a processor for processing data between a plurality of sense amplifiers and data latches comprises an input logic, a latch and an output logic.
- the input logic can transform the data received from either the sense amplifier or the data latches.
- the output logic further processes the transformed data to send to either the sense amplifier or the data latches or to a controller.
- the saving in space by the various aspects of the present invention allows for a more compact chip design.
- the saving in circuits and therefore in space and power consumption can amount to as much as fifty percent as compared to existing read/write circuits.
- the read/write modules can be densely packed so that they can simultaneously serve a contiguous row of memory cells of the memory array.
- FIGS. 1A-1E illustrate schematically different examples of non-volatile memory cells.
- FIG. 2 illustrates an example of an NOR array of memory cells.
- FIG. 3 illustrates an example of an NAND array of memory cells, such as that shown in FIG. 1D .
- FIG. 4 illustrates the relation between the source-drain current and the control gate voltage for four different charges Q 1 -Q 4 that the floating gate may be storing at any one time.
- FIG. 5 illustrates schematically a typical arrangement of a memory array accessible by read/write circuits via row and column decoders.
- FIG. 6A is a schematic block diagram of an individual read/write module.
- FIG. 6B shows the read/write stack of FIG. 5 implemented conventionally by a stack of read/write modules.
- FIG. 7A illustrates schematically a compact memory device having a bank of partitioned read/write stacks, in which the improved processor of the present invention is implemented.
- FIG. 7B illustrates a preferred arrangement of the compact memory device shown in FIG. 7A .
- FIG. 8 illustrates schematically a general arrangement of the basic components in a read/write stack shown in FIG. 7A .
- FIG. 9 illustrates one preferred arrangement of the read/write stacks among the read/write circuits shown in FIGS. 7A and 7B .
- FIG. 10 illustrates an improved embodiment of the common processor shown in FIG. 9 .
- FIG. 11A illustrates a preferred embodiment of the input logic of the common processor shown in FIG. 10 .
- FIG. 11B illustrates the truth table of the input logic of FIG. 11A .
- FIG. 12A illustrates a preferred embodiment of the output logic of the common processor shown in FIG. 10 .
- FIG. 12B illustrates the truth table of the output logic of FIG. 12A .
- FIG. 13 illustrates the basic functional steps in the operation of the common processor shown in FIG. 10 .
- FIG. 14 illustrates an example of read operation by the common processor.
- FIG. 15 illustrates an example of program verify (2 bits program) by the common processor.
- FIG. 16 illustrates an example of program inhibit (2 bits program) by the common processor.
- FIG. 17 illustrates an example of error detection (2 bits program) by the common processor.
- FIG. 18 illustrates the full cycle of in including the auxiliary steps into the basic steps of FIG. 13 for transferring data from the sense amplifier to the data latches.
- FIG. 7A illustrates schematically a compact memory device having a bank of partitioned read/write stacks, in which the improved processor of the present invention is implemented.
- the memory device includes a two-dimensional array of memory cells 300 , control circuitry 310 , and read/write circuits 370 .
- the memory array 300 is addressable by word lines via a row decoder 330 and by bit lines via a column decoder 360 .
- the read/write circuits 370 is implemented as a bank of partitioned read/write stacks 400 and allows a block (also referred to as a “page”) of memory cells to be read or programmed in parallel.
- a page is constituted from a contiguous row of memory cells.
- a block multiplexer 350 is provided to multiplex the read/write circuits 370 to the individual blocks.
- the control circuitry 310 cooperates with the read/write circuits 370 to perform memory operations on the memory array 300 .
- the control circuitry 310 includes a state machine 312 , an on-chip address decoder 314 and a power control module 316 .
- the state machine 312 provides chip level control of memory operations.
- the on-chip address decoder 314 provides an address interface between that used by the host or a memory controller to the hardware address used by the decoders 330 and 370 .
- the power control module 316 controls the power and voltages supplied to the word lines and bit lines during memory operations.
- FIG. 7B illustrates a preferred arrangement of the compact memory device shown in FIG. 7A .
- Access to the memory array 300 by the various peripheral circuits is implemented in a symmetric fashion, on opposite sides of the array so that access lines and circuitry on each side are reduced in half.
- the row decoder is split into row decoders 330 A and 330 B and the column decoder into column decoders 360 A and 360 B.
- the block multiplexer 350 is split into block multiplexers 350 A and 350 B.
- the read/write circuits are split into read/write circuits 370 A connecting to bit lines from the bottom and read/write circuits 370 B connecting to bit lines from the top of the array 3 OO. In this way, the density of the read/write modules, and therefore that of the partitioned read/write stacks 400 , is essentially reduced by one half.
- FIG. 8 illustrates schematically a general arrangement of the basic components in a read/write stack shown in FIG. 7A .
- the read/write stack 400 comprises a stack of sense amplifiers 212 for sensing k bit lines, an I/O module 440 for input or output of data via an I/O bus 231 , a stack of data latches 430 for storing input or output data, a common processor 500 to process and store data among the read/write stack 400 , and a stack bus 421 for communication among the stack components.
- a stack bus controller among the read/write circuits 370 provides control and timing signals via lines 411 for controlling the various components among the read/write stacks.
- FIG. 9 illustrates one preferred arrangement of the read/write stacks among the read/write circuits shown in FIGS. 7A and 7B .
- the entire bank of partitioned read/write stacks 400 operating in parallel allows a block (or page) of p cells along a row to be read or programmed in parallel.
- r the number of stacks in the bank
- the block is a run of the entire row of cells.
- the block is a subset of cells in the row.
- the subset of cells could be one half of the entire row or one quarter of the entire row.
- the subset of cells could be a run of contiguous cells or one every other cell, or one every predetermined number of cells.
- Each read/write stack such as 400 - 1 , essentially contains a stack of sense amplifiers 212 - 1 to 212 -k servicing a segment of k memory cells in parallel.
- a preferred sense amplifier is disclosed in United States Patent Publication No. 2004-0109357-A1, the entire disclosure of which is hereby incorporated herein by reference.
- the stack bus controller 410 provides control and timing signals to the read/write circuit 370 via lines 411 .
- the stack bus controller is itself dependent on the memory controller 310 via lines 311 .
- Communication among each read/write stack 400 is effected by an interconnecting stack bus 431 and controlled by the stack bus controller 410 .
- Control lines 411 provide control and clock signals from the stack bus controller 410 to the components of the read/write stacks 400 - 1 .
- the stack bus is partitioned into a SABus 422 for communication between the common processor 500 and the stack of sense amplifiers 212 , and a DBus 423 for communication between the processor and the stack of data latches 430 .
- the stack of data latches 430 comprises of data latches 430 - 1 to 430 -k, one for each memory cell associated with the stack
- the I/O module 440 enables the data latches to exchange data with the external via an I/O bus 231 .
- the common processor also includes an output 507 for output of a status signal indicating a status of the memory operation, such as an error condition.
- the status signal is used to drive the gate of an n-transistor 550 that is tied to a FLAG BUS 509 in a Wired-Or configuration.
- the FLAG BUS is preferably precharged by the controller 310 and will be pulled down when a status signal is asserted by any of the read/write stacks.
- FIG. 10 illustrates an improved embodiment of the common processor shown in FIG. 9 .
- the common processor 500 comprises a processor bus, PBUS 505 for communication with external circuits, an input logic 510 , a processor latch PLatch 520 and an output logic 530 .
- the input logic 510 receives data from the PBUS and outputs to a BS 1 node as a transformed data in one of logical states “1”, “0”, or “Z” (float) depending on the control signals from the stack bus controller 410 via signal lines 411 .
- a Set/Reset latch, PLatch 520 then latches BS 1 , resulting in a pair of complementary output signals as MTCH and MTCH*.
- the output logic 530 receives the MTCH and MTCH* signals and outputs on the PBUS 505 a transformed data in one of logical states “1”, “0”, or “Z” (float) depending on the control signals from the stack bus controller 410 via signal lines 411 .
- FIG. 10 illustrates the case for the memory cell coupled to bit line 1 .
- the corresponding sense amplifier 212 - 1 comprises a node where the sense amplifier data appears.
- the node assumes the form of a SA Latch, 214 - 1 that stores data.
- the corresponding set of data latches 430 - 1 stores input or output data associated with the memory cell coupled to bit line 1 .
- the set of data latches 430 - 1 comprises sufficient data latches, 434 - 1 , . . . , 434 -n for storing n-bits of data.
- the PBUS 505 of the common processor 500 has access to the SA latch 214 - 1 via the SBUS 422 when a transfer gate 501 is enabled by a pair of complementary signals SAP and SAN. Similarly, the PBUS 505 has access to the set of data latches 430 - 1 via the DBUS 423 when a transfer gate 502 is enabled by a pair of complementary signals DTP and DTN.
- the signals SAP, SAN, DTP and DTN are illustrated explicitly as part of the control signals from the stack bus controller 410 .
- FIG. 11A illustrates a preferred embodiment of the input logic of the common processor shown in FIG. 10 .
- the input logic 520 receives the data on the PBUS 505 and depending on the control signals, either has the output BS 1 being the same, or inverted, or floated.
- the output BS 1 node is essentially affected by either the output of a transfer gate 522 or a pull-up circuit comprising p-transistors 524 and 525 in series to Vdd, or a pull-down circuit comprising n-transistors 526 and 527 in series to ground.
- the pull-up circuit has the gates to the p-transistor 524 and 525 respectively controlled by the signals PBUS and ONE.
- the pull-down circuit has the gates to the n-transistors 526 and 527 respectively controlled by the signals ONEB ⁇ 1> and PBUS.
- FIG. 11B illustrates the truth table of the input logic of FIG. 11A .
- the logic is controlled by PBUS and the control signals ONE, ONEB ⁇ 0>, ONEB ⁇ 1> which are part of the control signals from the stack bus controller 410 .
- PBUS control signals ONE, ONEB ⁇ 0>, ONEB ⁇ 1> which are part of the control signals from the stack bus controller 410 .
- three transfer modes, PASSTHROUGH, INVERTED, and FLOATED, are supported.
- the signals ONE is at a logical “1”, ONEB ⁇ 0> at “0” and ONEB ⁇ 1> at “0”. This will disable the pull-up or pull-down but enable the transfer gate 522 to pass the data on the PBUS 505 to the output 523 .
- the signals ONE is at “0”, ONEB ⁇ 0> at “1” and ONE ⁇ 1> at “1”. This will disable the transfer gate 522 .
- the pull-down circuit when PBUS is at “0”, the pull-down circuit will be disabled while the pull-up circuit is enabled, resulting in BSI being at “1”. Similarly, when PBUS is at “1”, the pull-up circuit is disabled while the pull-down circuit is enabled, resulting in BSI being at “0”. Finally, in the case of the FLOATED mode, the output BSI can be floated by having the signals ONE at “1”, ONEB ⁇ 0> at “1” and ONEB ⁇ 1> at “0”. The FLOATED mode is listed for completeness although in practice, it is not used.
- FIG. 12A illustrates a preferred embodiment of the output logic of the common processor shown in FIG. 10 .
- the signal at the BSI node from the input logic 520 is latched in the processor latch, PLatch 520 .
- the output logic 530 receives the data MTCH and MTCH* from the output of PLatch 520 and depending on the control signals, outputs on the PBUS as either in a PASSTHROUGH, INVERTED OR FLOATED mode.
- the four branches act as drivers for the PBUS 505 , actively pulling it either to a HIGH, LOW or FLOATED state. This is accomplished by four branch circuits, namely two pull-up and two pull-down circuits for the PBUS 505 .
- a first pull-up circuit comprises p-transistors 531 and 532 in series to Vdd, and is able to pull up the PBUS when MTCH is at “0”.
- a second pull-up circuit comprises p-transistors 533 and 534 in series to ground and is able to pull up the PBUS when MTCH is at “1”.
- a first pull-down circuit comprises n-transistors 535 and 536 in series to Vdd, and is able to pull down the PBUS when MTCH is at “0”.
- a second pull-up circuit comprises n-transistors 537 and 538 in series to ground and is able to pull up the PBUS when MTCH is at “1”.
- One feature of the invention is to constitute the pull-up circuits with PMOS transistors and the pull-down circuits with NMOS transistors. Since the pull by the NMOS is much stronger the PMOS, the pull-down will always overcome the pull-up in any contentions. In other words, the node or bus can always default to a pull-up or “1” state, and if desired, can always be flipped to a “0” state by a pull-down.
- FIG. 12B illustrates the truth table of the output logic of FIG. 12A .
- the logic is controlled by MTCH, MTCH* latched from the input logic and the control signals PDIR, PINV, NDIR, NINV, which are part of the control signals from the stack bus controller 410 .
- Four operation modes, PASSTHROUGH, INVERTED, FLOATED, and PRECHARGE are supported.
- the common processor 500 When the common processor 500 is configured as described, it is able to perform versatile data operation with respect to the sense amplifier and the data latches.
- FIG. 13 illustrates the basic functional steps in the operation of the common processor shown in FIG. 10 .
- the data latches contains at least two latches, DL 1 (or Lower Data Latch) and DL 2 (or Upper Data Latch) for storing two bits of data
- RESET is always at the beginning of the processor operations. Steps can be skipped according to the need of the operations.
- Sense amplifier's data will be fetched out of SA latch 214 - 1 and latched into PLatch 520 through SBUS 422 and input logic 510 .
- Platch could flip MTCH 524 from “1” to “0” as controlled by the control signals.
- Data in DL 1 of data latches 430 - 1 will be fetched from DBUS 423 going through input logic 510 , and latched into PLatch 520 .
- the PLatch data can be used in one of three ways:
- PLatch's data MTCH/MTCH* will be used to drive DBUS to update DL 2 of the data latches.
- PLatch's data MTCH/MTCH* will be used to drive the FLAG BUS to indicate the status of any error condition outside the read/write stack.
- FIG. 14 illustrates an example of read operation by the common processor.
- FIG. 15 illustrates an example of program verify (2 bits program) by the common processor:
- FIG. 16 illustrates an example of program inhibit (2 bits program) by the common processor:
- FIG. 17 illustrates an example of error detection (2 bits program) by the common processor:
- the DBUS interconnecting the common processor and the data latches is precharged to Vdd by virtue of being connected to the PBUS, which is precharged to Vdd by the common processor.
- the DBUS is normally precharged to Vdd (or logic state “1”).
- Vdd Data Latch
- the Precharge DBUS to Vdd cycle is inserted before every cycle of DL 2 to PROCESSOR, or DL 1 to PROCESSOR.
- the cycle to fetch the data from the SA latch also involves charging the SBUS to Vdd by the processor driver. Similar to the data latches case, when reading the SA Latch, if it has the data of “1”, the SBUS will remain at “1”, otherwise a data “0” at the SA Latch will drive the SBUS to GND.
- the DBUS is precharged by the data in the data latch (DL) to prevent flipping the Data Latches, the PROCESSOR output (i.e., PBUS) is floated at HiZ.
- HiZ on DBUS is needed for program verify sequence. Whenever the data fail to verify, program data at the Data Latches would be kept unchanged.
- FIG. 18 illustrates the full cycle of in including the auxiliary steps into the basic steps of FIG. 13 for transferring data from the sense amplifier to the data latches.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
- This invention relates generally to non-volatile semiconductor memory such as electrically erasable programmable read-only memory (EEPROM) and flash EEPROM, and specifically ones having an aggregate of highly compact and high performance read/write circuits sharing a common processor.
- Solid-state memory capable of nonvolatile storage of charge, particularly in the form of EEPROM and flash EEPROM packaged as a small form factor card, has recently become the storage of choice in a variety of mobile and handheld devices, notably information appliances and consumer electronics products. Unlike RAM (random access memory) that is also solid-state memory, flash memory is non-volatile, retaining its stored data even after power is turned off. In spite of the higher cost, flash memory is increasingly being used in mass storage applications. Conventional mass storage, based on rotating magnetic medium such as hard drives and floppy disks, is unsuitable for the mobile and handheld environment. This is because disk drives tend to be bulky, are prone to mechanical failure and have high latency and high power requirements. These undesirable attributes make disk-based storage impractical in most mobile and portable applications. On the other hand, flash memory, both embedded and in the form of a removable card is ideally suited in the mobile and handheld environment because of its small size, low power consumption, high speed and high reliability features.
- EEPROM and electrically programmable read-only memory (EPROM) are non-volatile memory that can be erased and have new data written or “programmed” into their memory cells. Both utilize a floating (unconnected) conductive gate, in a field effect transistor structure, positioned over a channel region in a semiconductor substrate, between source and drain regions. A control gate is then provided over the floating gate. The threshold voltage characteristic of the transistor is controlled by the amount of charge that is retained on the floating gate. That is, for a given level of charge on the floating gate, there is a corresponding voltage (threshold) that must be applied to the control gate before the transistor is turned “on” to permit conduction between its source and drain regions.
- The floating gate can hold a range of charges and therefore can be programmed to any threshold voltage level within a threshold voltage window. The size of the threshold voltage window is delimited by the minimum and maximum threshold levels of the device, which in turn correspond to the range of the charges that can be programmed onto the floating gate. The threshold window generally depends on the memory device's characteristics, operating conditions and history. Each distinct, resolvable threshold voltage level range within the window may, in principle, be used to designate a definite memory state of the cell.
- The transistor serving as a memory cell is typically programmed to a “programmed” state by one of two mechanisms. In “hot electron injection,” a high voltage applied to the drain accelerates electrons across the substrate channel region. At the same time a high voltage applied to the control gate pulls the hot electrons through a thin gate dielectric onto the floating gate. In “tunneling injection,” a high voltage is applied to the control gate relative to the substrate. In this way, electrons are pulled from the substrate to the intervening floating gate.
- The memory device may be erased by a number of mechanisms. For EPROM, the memory is bulk erasable by removing the charge from the floating gate by ultraviolet radiation. For EEPROM, a memory cell is electrically erasable, by applying a high voltage to the substrate relative to the control gate so as to induce electrons in the floating gate to tunnel through a thin oxide to the substrate channel region (i.e., Fowler-Nordheim tunneling.) Typically, the EEPROM is erasable byte by byte. For flash EEPROM, the memory is electrically erasable either all at once or one or more blocks at a time, where a block may consist of 512 bytes or more of memory.
- The memory devices typically comprise one or more memory chips that may be mounted on a card. Each memory chip comprises an array of memory cells supported by peripheral circuits such as decoders and erase, write and read circuits. The more sophisticated memory devices also come with a controller that performs intelligent and higher level memory operations and interfacing. There are many commercially successful non-volatile solid-state memory devices being used today. These memory devices may employ different types of memory cells, each type having one or more charge storage element.
-
FIGS. 1A-1E illustrate schematically different examples of non-volatile memory cells. -
FIG. 1A illustrates schematically a non-volatile memory in the form of an EEPROM cell with a floating gate for storing charge. An electrically erasable and programmable read-only memory (EEPROM) has a similar structure to EPROM, but additionally provides a mechanism for loading and removing charge electrically from its floating gate upon application of proper voltages without the need for exposure to UV radiation. Examples of such cells and methods of manufacturing them are given in U.S. Pat. No. 5,595,924. -
FIG. 1B illustrates schematically a flash EEPROM cell having both a select gate and a control or steering gate. Thememory cell 10 has a “split-channel” 12 betweensource 14 and drain 16 diffusions. A cell is formed effectively with two transistors T1 and T2 in series. T1 serves as a memory transistor having afloating gate 20 and acontrol gate 30. The floating gate is capable of storing a selectable amount of charge. The amount of current that can flow through the T1's portion of the channel depends on the voltage on thecontrol gate 30 and the amount of charge residing on the intervening floatinggate 20. T2 serves as a select transistor having aselect gate 40. When T2 is turned on by a voltage at theselect gate 40, it allows the current in the T1's portion of the channel to pass between the source and drain. The select transistor provides a switch along the source-drain channel independent of the voltage at the control gate. One advantage is that it can be used to turn off those cells that are still conducting at zero control gate voltage due to their charge depletion (positive) at their floating gates. The other advantage is that it allows source side injection programming to be more easily implemented. - One simple embodiment of the split-channel memory cell is where the select gate and the control gate are connected to the same word line as indicated schematically by a dotted line shown in
FIG. 1B . This is accomplished by having a charge storage element (floating gate) positioned over one portion of the channel and a control gate structure (which is part of a word line) positioned over the other channel portion as well as over the charge storage element. This effectively forms a cell with two transistors in series, one (the memory transistor) with a combination of the amount of charge on the charge storage element and the voltage on the word line controlling the amount of current that can flow through its portion of the channel, and the other (the select transistor) having the word line alone serving as its gate. Examples of such cells, their uses in memory systems and methods of manufacturing them are given in U.S. Pat. Nos. 5,070,032, 5,095,344, 5,315,541, 5,343,063, and 5,661,053. - A more refined embodiment of the split-channel cell shown in
FIG. 1B is when the select gate and the control gate are independent and not connected by the dotted line between them. One implementation has the control gates of one column in an array of cells connected to a control (or steering) line perpendicular to the word line. The effect is to relieve the word line from having to perform two functions at the same time when reading or programming a selected cell. Those two functions are (1) to serve as a gate of a select transistor, thus requiring a proper voltage to turn the select transistor on and off, and (2) to drive the voltage of the charge storage element to a desired level through an electric field (capacitive) coupling between the word line and the charge storage element. It is often difficult to perform both of these functions in an optimum manner with a single voltage. With the separate control of the control gate and the select gate, the word line need only perform function (1), while the added control line performs function (2). This capability allows for design of higher performance programming where the programming voltage is geared to the targeted data. The use of independent control (or steering) gates in a flash EEPROM array is described, for example, in U.S. Pat. Nos. 5,313,421 and 6,222,762. -
FIG. 1C illustrates schematically another flash EEPROM cell having dual floating gates and independent select and control gates. Thememory cell 10 is similar to that ofFIG. 1B except it effectively has three transistors in series. In this type of cell, two storage elements (i.e., that of T1-left and T1-right) are included over its channel between source and drain diffusions with a select transistor T1 in between them. The memory transistors have floatinggates gates select gate 40. At any one time, only one of the pair of memory transistors is accessed for read or write. When the storage unit T1-left is being accessed, both the T2 and T1-right are turned on to allow the current in the T1-left's portion of the channel to pass between the source and the drain. Similarly, when the storage unit T1-right is being accessed, T2 and T1-left are turned on. Erase is effected by having a portion of the select gate polysilicon in close proximity to the floating gate and applying a substantial positive voltage (e.g. 20V) to the select gate so that the electrons stored within the floating gate can tunnel to the select gate polysilicon. -
FIG. 1D illustrates schematically a string of memory cells organized into an NAND cell. AnNAND cell 50 consists of a series of memory transistors M1, M2, . . . Mn (n=4, 8, 16 or higher) daisy-chained by their sources and drains. A pair of select transistors S1, S2 controls the memory transistors chain's connection to the external via the NAND cell'ssource terminal 54 anddrain terminal 56. In a memory array, when the source select transistor S1 is turned on, the source terminal is coupled to a source line. Similarly, when the drain select transistor S2 is turned on, the drain terminal of the NAND cell is coupled to a bit line of the memory array. Each memory transistor in the chain has a charge storage element to store a given amount of charge so as to represent an intended memory state. A control gate of each memory transistor provides control over read and write operations. A control gate of each of the select transistors S1, S2 provides control access to the NAND cell via itssource terminal 54 and drain terminal 56 respectively. - When an addressed memory transistor within an NAND cell is read and verified during programming, its control gate is supplied with an appropriate voltage. At the same time, the rest of the non-addressed memory transistors in the
NAND cell 50 are fully turned on by application of sufficient voltage on their control gates. In this way, a conductive path is effective created from the source of the individual memory transistor to thesource terminal 54 of the NAND cell and likewise for the drain of the individual memory transistor to thedrain terminal 56 of the cell. Memory devices with such NAND cell structures are described in U.S. Pat. Nos. 5,570,315, 5,903,495, 6,046,935. -
FIG. 1E illustrates schematically a non-volatile memory with a dielectric layer for storing charge. Instead of the conductive floating gate elements described earlier, a dielectric layer is used. Such memory devices utilizing dielectric storage element have been described by Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, no. 11, November 2000, pp. 543-545. An ONO dielectric layer extends across the channel between source and drain diffusions. The charge for one data bit is localized in the dielectric layer adjacent to the drain, and the charge for the other data bit is localized in the dielectric layer adjacent to the source. For example, U.S. Pat. Nos. 5,768,192 and 6,011,725 disclose a nonvolatile memory cell having a trapping dielectric sandwiched between two silicon dioxide layers. Multi-state data storage is implemented by separately reading the binary states of the spatially separated charge storage regions within the dielectric. - A memory device typically comprises of a two-dimensional array of memory cells arranged in rows and columns and addressable by word lines and bit lines. The array can be formed according to an NOR type or an NAND type architecture.
- NOR Array
-
FIG. 2 illustrates an example of an NOR array of memory cells. Memory devices with an NOR type architecture have been implemented with cells of the type illustrated inFIGS. 1B or IC. Each row of memory cells are connected by their sources and drains in a daisy-chain manner. This design is sometimes referred to as a virtual ground design. Eachmemory cell 10 has asource 14, adrain 16, acontrol gate 30 and aselect gate 40. The cells in a row have their select gates connected toword line 42. The cells in a column have their sources and drains respectively connected to selectedbit lines steering line 36 also connects the control gates of the cells in a column. - Many flash EEPROM devices are implemented with memory cells where each is formed with its control gate and select gate connected together. In this case, there is no need for steering lines and a word line simply connects all the control gates and select gates of cells along each row. Examples of these designs are disclosed in U.S. Pat. Nos. 5,172,338 and 5,418,752. In these designs, the word line essentially performed two functions: row selection and supplying control gate voltage to all cells in the row for reading or programming.
- NAND Array
-
FIG. 3 illustrates an example of an NAND array of memory cells, such as that shown inFIG. 1D . Along each column of NAND cells, a bit line is coupled to thedrain terminal 56 of each NAND cell. Along each row of NAND cells, a source line may connect all theirsource terminals 54. Also the control gates of the NAND cells along a row are connected to a series of corresponding word lines. An entire row of NAND cells can be addressed by turning on the pair of select transistors (seeFIG. 1D ) with appropriate voltages on their control gates via the connected word lines. When a memory transistor within the chain of a NAND cell is being read, the remaining memory transistors in the chain are turned on hard via their associated word lines so that the current flowing through the chain is essentially dependent upon the level of charge stored in the cell being read. An example of an NAND architecture array and its operation as part of a memory system is found in U.S. Pat. Nos. 5,570,315, 5,774,397 and 6,046,935. - Block Erase
- Programming of charge storage memory devices can only result in adding more charge to its charge storage elements. Therefore, prior to a program operation, existing charge in a charge storage element must be removed (or erased). Erase circuits (not shown) are provided to erase one or more blocks of memory cells. A non-volatile memory such as EEPROM is referred to as a “Flash” EEPROM when an entire array of cells, or significant groups of cells of the array, is electrically erased together (i.e., in a flash). Once erased, the group of cells can then be reprogrammed. The group of cells erasable together may consist one or more addressable erase unit. The erase unit or block typically stores one or more pages of data, the page being the unit of programming and reading, although more than one page may be programmed or read in a single operation. Each page typically stores one or more sectors of data, the size of the sector being defined by the host system. An example is a sector of 512 bytes of user data, following a standard established with magnetic disk drives, plus some number of bytes of overhead information about the user data and/or the block in with it is stored.
- In the usual two-state EEPROM cell, at least one current breakpoint level is established so as to partition the conduction window into two regions. When a cell is read by applying predetermined, fixed voltages, its source/drain current is resolved into a memory state by comparing with the breakpoint level (or reference current IREF) If the current read is higher than that of the breakpoint level, the cell is determined to be in one logical state (e.g., a “zero” state). On the other hand, if the current is less than that of the breakpoint level, the cell is determined to be in the other logical state (e.g., a “one” state). Thus, such a two-state cell stores one bit of digital information. A reference current . source, which may be externally programmable, is often provided as part of a memory system to generate the breakpoint level current.
- In order to increase memory capacity, flash EEPROM devices are being fabricated with higher and higher density as the state of the semiconductor technology advances. Another method for increasing storage capacity is to have each memory cell store more than two states.
- For a multi-state or multi-level EEPROM memory cell, the conduction window is partitioned into more than two regions by more than one breakpoint such that each cell is capable of storing more than one bit of data. The information that a given EEPROM array can store is thus increased with the number of states that each cell can store. EEPROM or flash EEPROM with multi-state or multi-level memory cells have been described in U.S. Pat. No. 5,172,338.
- In practice, the memory state of a cell is usually read by sensing the conduction current across the source and drain electrodes of the cell when a reference voltage is applied to the control gate. Thus, for each given charge on the floating gate of a cell, a corresponding conduction current with respect to a fixed reference control gate voltage may be detected. Similarly, the range of charge programmable onto the floating gate defines a corresponding threshold voltage window or a corresponding conduction current window.
- Alternatively, instead of detecting the conduction current among a partitioned current window, it is possible to set the threshold voltage for a given memory state under test at the control gate and detect if the conduction current is lower or higher than a threshold current. In one implementation the detection of the conduction current relative to a threshold current is accomplished by examining the rate the conduction current is discharging through the capacitance of the bit line.
-
FIG. 4 illustrates the relation between the source-drain current ID and the control gate voltage VCG for four different charges Q1-Q4 that the floating gate may be selectively storing at any one time. The four solid ID versus VCG curves represent four possible charge levels that can be programmed on a floating gate of a memory cell, respectively corresponding to four possible memory states. As an example, the threshold voltage window of a population of cells may range from 0.5V to 3.5V. Six memory states may be demarcated by partitioning the threshold window into five regions in interval of 0.5V each. For example, if a reference current, IREF of 2 μA is used as shown, then the cell programmed with Q1 may be considered to be in a memory state “1” since its curve intersects with IREF in the region of the threshold window demarcated by VCG =0.5V and 1.0V. Similarly, Q4 is in a memory state “5”. - As can be seen from the description above, the more states a memory cell is made to store, the more finely divided is its threshold window. This will require higher precision in programming and reading operations in order to be able to achieve the required resolution.
- U.S. Pat. No. 4,357,685 discloses a method of programming a 2-state EPROM in which when a cell is programmed to a given state, it is subject to successive programming voltage pulses, each time adding incremental charge to the floating gate. In between pulses, the cell is read back or verified to determine its source-drain current relative to the breakpoint level. Programming stops when the current state has been verified to reach the desired state. The programming pulse train used may have increasing period or amplitude.
- Prior art programming circuits simply apply programming pulses to step through the threshold window from the erased or ground state until the target state is reached. Practically, to allow for adequate resolution, each partitioned or demarcated region would require at least about five programming steps to transverse. The performance is acceptable for 2-state memory cells. However, for multi-state cells, the number of steps required increases with the number of partitions and therefore, the programming precision or resolution must be increased. For example, a 16-state cell may require on average at least 40 programming pulses to program to a target state.
-
FIG. 5 illustrates schematically a memory device with a typical arrangement of amemory array 100 accessible by read/write circuits 170 viarow decoder 130 andcolumn decoder 160. As described in connection withFIGS. 2 and 3 , a memory transistor of a memory cell in thememory array 100 is addressable via a set of selected word line(s) and bit line(s). Therow decoder 130 selects one or more word lines and thecolumn decoder 160 selects one or more bit lines in order to apply appropriate voltages to the respective gates of the addressed memory transistor. Read/write circuits 170 are provided to read or write (program) the memory states of addressed memory transistors. The read/write circuits 170 comprise a number of read/write modules connectable via bit lines to memory elements in the array. -
FIG. 6A is a schematic block diagram of an individual read/write module 190. Essentially, during read or verify, a sense amplifier determines the current flowing through the drain of an addressed memory transistor connected via a selected bit line. The current depends on the charge stored in the memory transistor and its control gate voltage. For example, in a multi-state EEPROM cell, its floating gate can be charged to one of several different levels. For a 4-level cell, it may be used to store two bits of data. The level detected by the sense amplifier is converted by a level-to-bits conversion logic to a set of data bits to be stored in a data latch. - In order to improve read and program performance, multiple charge storage elements or memory transistors in an array are read or programmed in parallel. Thus, a logical “page” of memory elements are read or programmed together. In existing memory architectures, a row typically contains several interleaved pages. All memory elements of a page will be read or programmed together. The column decoder will selectively connect each one of the interleaved pages to a corresponding number of read/write modules. For example, in one implementation, the memory array is designed to have a page size of 532 bytes (512 bytes plus 20 bytes of overheads.) If each column contains a drain bit line and there are two interleaved pages per row, this amounts to 8512 columns with each page being associated with 4256 columns. There will be 4256 sense modules connectable to read or write in parallel either all the even bit lines or the odd bit lines. In this way, a page of 4256 bits (i.e., 532 bytes) of data in parallel are read from or programmed into the page of memory elements. The read/write modules forming the read/
write circuits 170 can be arranged into various architectures. - Referring to
FIG. 5 , the read/write circuits 170 is organized into banks of read/write stacks 180. Each read/write stack 180 is a stack of read/write modules 190. In a memory array, the column spacing is determined by the size of the one or two transistors that occupy it. However, as can be seen fromFIG. 6A , the circuitry of a read/write module will likely be implemented with many more transistors and circuit elements and therefore will occupy a space over many columns. In order to service more than one column among the occupied columns, multiple modules are stacked up on top of each other. -
FIG. 6B shows the read/write stack ofFIG. 5 implemented conventionally by a stack of read/write modules 190. For example, a read/write module may extend over sixteen columns, then a read/write stack 180 with a stack of eight read/write modules can be used to service eight columns in parallel. The read/write stack can be coupled via a column decoder to either the eight odd (1, 3, 5, 7, 9, 11, 13, 15) columns or the eight even (2, 4, 6, 8, 10, 12, 14, 16) columns among the bank. - As mentioned before, conventional memory devices improve read/write operations by operating in a massively parallel manner on all even or all odd bit lines at a time. This architecture of a row consisting of two interleaved pages will help to alleviate the problem of fitting the block of read/write circuits. It is also dictated by consideration of controlling bit-line to bit-line capacitive coupling. A block decoder is used to multiplex the set of read/write modules to either the even page or the odd page. In this way, whenever one set bit lines are being read or programmed, the interleaving set can be grounded to minimize immediate neighbor coupling.
- However, the interleaving page architecture is disadvantageous in at least three respects. First, it requires additional multiplexing circuitry. Secondly, it is slow in performance. To finish read or program of memory cells connected by a word line or in a row, two read or two program operations are required. Thirdly, it is also not optimum in addressing other disturb effects such as field coupling between neighboring charge storage elements at the floating gate level when the two neighbors are programmed at different times, such as separately in odd and even pages.
- The problem of neighboring field coupling becomes more pronounced with ever closer spacing between memory transistors. In a memory transistor, a charge storage element is sandwiched between a channel region and a control gate. The current that flows in the channel region is a function of the resultant electric field contributed by the field at the control gate and the charge storage element. With ever increasing density, memory transistors are formed closer and closer together. The field from neighboring charge elements then becomes significant contributor to the resultant field of an affected cell. The neighboring field depends on the charge programmed into the charge storage elements of the neighbors. This perturbing field is dynamic in nature as it changes with the programmed states of the neighbors. Thus, an affected cell may read differently at different time depending on the changing states of the neighbors.
- The conventional architecture of interleaving page exacerbates the error caused by neighboring floating gate coupling. Since the even page and the odd page are programmed and read independently of each other, a page may be programmed under one set of condition but read back under an entirely different set of condition, depending on what has happened to the intervening page in the meantime. The read errors will become more severe with increasing density, requiring a more accurate read operation and coarser partitioning of the threshold window for multi-state implementation. Performance will suffer and the potential capacity in a multi-state implementation is limited.
- United States Patent Publication No. US-2004-0060031-A1 discloses a high performance yet compact non-volatile memory device having a large block of read/write circuits to read and write a corresponding block of memory cells in parallel. In particular, the memory device has an architecture that reduces redundancy in the block of read/write circuits to a minimum. Significant saving in space as well as power is accomplished by redistributing the block of read/write modules into a block read/write module core portions that operate in parallel while interacting with a substantially smaller sets of common portions in a time-multiplexing manner. In particular, data processing among read/write circuits between a plurality of sense amplifiers and data latches is performed by a shared processor.
- Therefore there is a general need for high performance and high capacity non-volatile memory. In particular, there is a need for a compact non-volatile memory with enhanced read and program performance having an improved processor that is compact and efficient, yet highly versatile for processing data among the read/writing circuits.
- According to one aspect of the invention, a processor for processing data between a plurality of sense amplifiers and data latches comprises an input logic, a latch and an output logic. The input logic can transform the data received from either the sense amplifier or the data latches. The output logic further processes the transformed data to send to either the sense amplifier or the data latches or to a controller. This provides an infrastructure with maximum versatility and a minimum of components for sophisticated processing of the data sensed and the data to be input or output.
- The saving in space by the various aspects of the present invention allows for a more compact chip design. The saving in circuits and therefore in space and power consumption can amount to as much as fifty percent as compared to existing read/write circuits. In particular, the read/write modules can be densely packed so that they can simultaneously serve a contiguous row of memory cells of the memory array.
- Additional features and advantages of the present invention will be understood from the following description of its preferred embodiments, which description should be taken in conjunction with the accompanying drawings.
-
FIGS. 1A-1E illustrate schematically different examples of non-volatile memory cells. -
FIG. 2 illustrates an example of an NOR array of memory cells. -
FIG. 3 illustrates an example of an NAND array of memory cells, such as that shown inFIG. 1D . -
FIG. 4 illustrates the relation between the source-drain current and the control gate voltage for four different charges Q1-Q4 that the floating gate may be storing at any one time. -
FIG. 5 illustrates schematically a typical arrangement of a memory array accessible by read/write circuits via row and column decoders. -
FIG. 6A is a schematic block diagram of an individual read/write module. -
FIG. 6B shows the read/write stack ofFIG. 5 implemented conventionally by a stack of read/write modules. -
FIG. 7A illustrates schematically a compact memory device having a bank of partitioned read/write stacks, in which the improved processor of the present invention is implemented. -
FIG. 7B illustrates a preferred arrangement of the compact memory device shown inFIG. 7A . -
FIG. 8 illustrates schematically a general arrangement of the basic components in a read/write stack shown inFIG. 7A . -
FIG. 9 illustrates one preferred arrangement of the read/write stacks among the read/write circuits shown inFIGS. 7A and 7B . -
FIG. 10 illustrates an improved embodiment of the common processor shown inFIG. 9 . -
FIG. 11A illustrates a preferred embodiment of the input logic of the common processor shown inFIG. 10 . -
FIG. 11B illustrates the truth table of the input logic ofFIG. 11A . -
FIG. 12A illustrates a preferred embodiment of the output logic of the common processor shown inFIG. 10 . -
FIG. 12B illustrates the truth table of the output logic ofFIG. 12A . -
FIG. 13 illustrates the basic functional steps in the operation of the common processor shown inFIG. 10 . -
FIG. 14 illustrates an example of read operation by the common processor. -
FIG. 15 illustrates an example of program verify (2 bits program) by the common processor. -
FIG. 16 illustrates an example of program inhibit (2 bits program) by the common processor. -
FIG. 17 illustrates an example of error detection (2 bits program) by the common processor. -
FIG. 18 illustrates the full cycle of in including the auxiliary steps into the basic steps ofFIG. 13 for transferring data from the sense amplifier to the data latches. -
FIG. 7A illustrates schematically a compact memory device having a bank of partitioned read/write stacks, in which the improved processor of the present invention is implemented. The memory device includes a two-dimensional array ofmemory cells 300,control circuitry 310, and read/write circuits 370. Thememory array 300 is addressable by word lines via arow decoder 330 and by bit lines via acolumn decoder 360. The read/write circuits 370 is implemented as a bank of partitioned read/write stacks 400 and allows a block (also referred to as a “page”) of memory cells to be read or programmed in parallel. In a preferred embodiment, a page is constituted from a contiguous row of memory cells. In another embodiment, where a row of memory cells are partitioned into multiple blocks or pages, ablock multiplexer 350 is provided to multiplex the read/write circuits 370 to the individual blocks. - The
control circuitry 310 cooperates with the read/write circuits 370 to perform memory operations on thememory array 300. Thecontrol circuitry 310 includes a state machine 312, an on-chip address decoder 314 and apower control module 316. The state machine 312 provides chip level control of memory operations. The on-chip address decoder 314 provides an address interface between that used by the host or a memory controller to the hardware address used by thedecoders power control module 316 controls the power and voltages supplied to the word lines and bit lines during memory operations. -
FIG. 7B illustrates a preferred arrangement of the compact memory device shown inFIG. 7A . Access to thememory array 300 by the various peripheral circuits is implemented in a symmetric fashion, on opposite sides of the array so that access lines and circuitry on each side are reduced in half. Thus, the row decoder is split intorow decoders column decoders block multiplexer 350 is split intoblock multiplexers write circuits 370A connecting to bit lines from the bottom and read/write circuits 370B connecting to bit lines from the top of the array3OO. In this way, the density of the read/write modules, and therefore that of the partitioned read/write stacks 400, is essentially reduced by one half. -
FIG. 8 illustrates schematically a general arrangement of the basic components in a read/write stack shown inFIG. 7A . According to a general architecture of the invention, the read/write stack 400 comprises a stack ofsense amplifiers 212 for sensing k bit lines, an I/O module 440 for input or output of data via an I/O bus 231, a stack of data latches 430 for storing input or output data, acommon processor 500 to process and store data among the read/write stack 400, and astack bus 421 for communication among the stack components. A stack bus controller among the read/write circuits 370 provides control and timing signals vialines 411 for controlling the various components among the read/write stacks. -
FIG. 9 illustrates one preferred arrangement of the read/write stacks among the read/write circuits shown inFIGS. 7A and 7B . Each read/write stack 400 operates on a group of k bit lines in parallel. If a page has p=r*k bit lines, there will be r read/write stacks, 400-1, . . . , 400-r. - The entire bank of partitioned read/
write stacks 400 operating in parallel allows a block (or page) of p cells along a row to be read or programmed in parallel. Thus, there will be p read/write modules for the entire row of cells. As each stack is serving k memory cells, the total number of read/write stacks in the bank is therefore given by r=p/k. For example, if r is the number of stacks in the bank, then p=r*k. One example memory array may have p=512 bytes (512×8 bits), k=8, and therefore r=512. In the preferred embodiment, the block is a run of the entire row of cells. In another embodiment, the block is a subset of cells in the row. For example, the subset of cells could be one half of the entire row or one quarter of the entire row. The subset of cells could be a run of contiguous cells or one every other cell, or one every predetermined number of cells. - Each read/write stack, such as 400-1, essentially contains a stack of sense amplifiers 212-1 to 212-k servicing a segment of k memory cells in parallel. A preferred sense amplifier is disclosed in United States Patent Publication No. 2004-0109357-A1, the entire disclosure of which is hereby incorporated herein by reference.
- The
stack bus controller 410 provides control and timing signals to the read/write circuit 370 vialines 411. The stack bus controller is itself dependent on thememory controller 310 vialines 311. Communication among each read/write stack 400 is effected by an interconnecting stack bus 431 and controlled by thestack bus controller 410.Control lines 411 provide control and clock signals from thestack bus controller 410 to the components of the read/write stacks 400-1. - In the preferred arrangement, the stack bus is partitioned into a
SABus 422 for communication between thecommon processor 500 and the stack ofsense amplifiers 212, and aDBus 423 for communication between the processor and the stack of data latches 430. - The stack of data latches 430 comprises of data latches 430-1 to 430-k, one for each memory cell associated with the stack The I/
O module 440 enables the data latches to exchange data with the external via an I/O bus 231. - The common processor also includes an
output 507 for output of a status signal indicating a status of the memory operation, such as an error condition. The status signal is used to drive the gate of an n-transistor 550 that is tied to aFLAG BUS 509 in a Wired-Or configuration. The FLAG BUS is preferably precharged by thecontroller 310 and will be pulled down when a status signal is asserted by any of the read/write stacks. -
FIG. 10 illustrates an improved embodiment of the common processor shown inFIG. 9 . Thecommon processor 500 comprises a processor bus,PBUS 505 for communication with external circuits, aninput logic 510, aprocessor latch PLatch 520 and anoutput logic 530. - The
input logic 510 receives data from the PBUS and outputs to a BS1 node as a transformed data in one of logical states “1”, “0”, or “Z” (float) depending on the control signals from thestack bus controller 410 via signal lines 411. A Set/Reset latch,PLatch 520 then latches BS1, resulting in a pair of complementary output signals as MTCH and MTCH*. - The
output logic 530 receives the MTCH and MTCH* signals and outputs on the PBUS 505 a transformed data in one of logical states “1”, “0”, or “Z” (float) depending on the control signals from thestack bus controller 410 via signal lines 411. - At any one time the
common processor 500 processes the data related to a given memory cell. For example,FIG. 10 illustrates the case for the memory cell coupled tobit line 1. The corresponding sense amplifier 212-1 comprises a node where the sense amplifier data appears. In the preferred embodiment, the node assumes the form of a SA Latch, 214-1 that stores data. Similarly, the corresponding set of data latches 430-1 stores input or output data associated with the memory cell coupled tobit line 1. In the preferred embodiment, the set of data latches 430-1 comprises sufficient data latches, 434-1, . . . , 434-n for storing n-bits of data. - The
PBUS 505 of thecommon processor 500 has access to the SA latch 214-1 via theSBUS 422 when atransfer gate 501 is enabled by a pair of complementary signals SAP and SAN. Similarly, thePBUS 505 has access to the set of data latches 430-1 via theDBUS 423 when atransfer gate 502 is enabled by a pair of complementary signals DTP and DTN. The signals SAP, SAN, DTP and DTN are illustrated explicitly as part of the control signals from thestack bus controller 410. -
FIG. 11A illustrates a preferred embodiment of the input logic of the common processor shown inFIG. 10 . Theinput logic 520 receives the data on thePBUS 505 and depending on the control signals, either has the output BS1 being the same, or inverted, or floated. The output BS1 node is essentially affected by either the output of atransfer gate 522 or a pull-up circuit comprising p-transistors transistors transistor transistors -
FIG. 11B illustrates the truth table of the input logic ofFIG. 11A . The logic is controlled by PBUS and the control signals ONE, ONEB<0>, ONEB<1> which are part of the control signals from thestack bus controller 410. Essentially, three transfer modes, PASSTHROUGH, INVERTED, and FLOATED, are supported. - In the case of the PASSTHROUGH mode where BS1 is the same as the input data, the signals ONE is at a logical “1”, ONEB<0> at “0” and ONEB<1> at “0”. This will disable the pull-up or pull-down but enable the
transfer gate 522 to pass the data on thePBUS 505 to theoutput 523. In the case of the INVERTED mode where BSI is the invert of the input data, the signals ONE is at “0”, ONEB<0> at “1” and ONE<1> at “1”. This will disable thetransfer gate 522. Also, when PBUS is at “0”, the pull-down circuit will be disabled while the pull-up circuit is enabled, resulting in BSI being at “1”. Similarly, when PBUS is at “1”, the pull-up circuit is disabled while the pull-down circuit is enabled, resulting in BSI being at “0”. Finally, in the case of the FLOATED mode, the output BSI can be floated by having the signals ONE at “1”, ONEB<0> at “1” and ONEB<1> at “0”. The FLOATED mode is listed for completeness although in practice, it is not used. -
FIG. 12A illustrates a preferred embodiment of the output logic of the common processor shown inFIG. 10 . The signal at the BSI node from theinput logic 520 is latched in the processor latch,PLatch 520. Theoutput logic 530 receives the data MTCH and MTCH* from the output ofPLatch 520 and depending on the control signals, outputs on the PBUS as either in a PASSTHROUGH, INVERTED OR FLOATED mode. In other words, the four branches act as drivers for thePBUS 505, actively pulling it either to a HIGH, LOW or FLOATED state. This is accomplished by four branch circuits, namely two pull-up and two pull-down circuits for thePBUS 505. A first pull-up circuit comprises p-transistors transistors transistors transistors - One feature of the invention is to constitute the pull-up circuits with PMOS transistors and the pull-down circuits with NMOS transistors. Since the pull by the NMOS is much stronger the PMOS, the pull-down will always overcome the pull-up in any contentions. In other words, the node or bus can always default to a pull-up or “1” state, and if desired, can always be flipped to a “0” state by a pull-down.
-
FIG. 12B illustrates the truth table of the output logic ofFIG. 12A . The logic is controlled by MTCH, MTCH* latched from the input logic and the control signals PDIR, PINV, NDIR, NINV, which are part of the control signals from thestack bus controller 410. Four operation modes, PASSTHROUGH, INVERTED, FLOATED, and PRECHARGE are supported. - In the FLOATED mode, all four branches are disabled. This is accomplished by having the signals PINV=1, NINV=0, PDIR=1, NDIR=0, which are also the default values. In the PASSTHROUGH mode, when MTCH=0, it will require PBUS=0. This is accomplished by only enabling the pull-down branch with n-
transistors transistors transistors transistors transistors transistors - Common Processor Operations
- When the
common processor 500 is configured as described, it is able to perform versatile data operation with respect to the sense amplifier and the data latches. -
FIG. 13 illustrates the basic functional steps in the operation of the common processor shown inFIG. 10 . To be more specific, the data latches contains at least two latches, DL1 (or Lower Data Latch) and DL2 (or Upper Data Latch) for storing two bits of data - RESET is always at the beginning of the processor operations. Steps can be skipped according to the need of the operations.)
- 1) The common processor reading data from the sense amplifier:
- Sense amplifier's data will be fetched out of SA latch 214-1 and latched into
PLatch 520 throughSBUS 422 andinput logic 510. Platch could flipMTCH 524 from “1” to “0” as controlled by the control signals. - 2) The common processor reading data from the first of the data latches:
- Data in DL1 of data latches 430-1 will be fetched from
DBUS 423 going throughinput logic 510, and latched intoPLatch 520. Platch could flip MTCH from “1” to “0”. If MTCH=0 from step 1), then MTCH will stay at 0 for the rest of steps. - 3) The common processor reading data from the second of the data latches:
- Data in DL2 of data latches will be fetched from DBUS going through
input logic 510, and latched into PLatch. Platch could flip MTCH from “1” to “0”. If MTCH=0 from step 1), then MTCH will stay at 0 for the rest of steps. (Similarly, if there are more than two data latches with data, successive latches can be read.) - 4) The common processor writing data to various latches:
- The PLatch data can be used in one of three ways:
- a. PLatch's data MTCH/MTCH* will be used to drive DBUS to update DL2 of the data latches.
- b. PLatch's data MTCH/MTCH* will be used to drive SBUS to change the data in SA Latch 214-1.
- c. PLatch's data MTCH/MTCH* will be used to drive the FLAG BUS to indicate the status of any error condition outside the read/write stack.
- 5) PLatch's result MTCH/MTCH* will be used to drive DBUS to update DL1 of the data latches.
-
FIG. 14 illustrates an example of read operation by the common processor. - RESET
-
- 1) SA to PROCESSOR
- 2) Skipped
- 3) Skipped
- 4) PROCESSOR to DL2
- 5) Skipped
The sensing information is transferred to DL2. -
FIG. 15 illustrates an example of program verify (2 bits program) by the common processor: - RESET
-
- 1) SA to PROCESSOR
- 2) DL1 to PROCESSOR
- 3) DL2 to PROCESSOR
- 4) PROCESSOR to DL2
- Need to have program lockout if the verify passed, and therefore data to DL2 will be changed from “0” to “1” to enforce no programming.
- 5) PROCESSOR to DL1
- Need to have program lockout if the verify passed, and data to DL1 will be changed from “0” to “1” to enforce no programming.
-
FIG. 16 illustrates an example of program inhibit (2 bits program) by the common processor: - RESET
-
- 1) Skipped
- 2) DL1 to PROCESSOR
- 3) DL2 to PROCESSOR
- 4) PROCESSOR to SA
- 5) Skipped
Step 2) and 3) will ONLY match the data “11”. If it is “11” data, then step 4) will make the SA to be “1” data for program inhibit. -
FIG. 17 illustrates an example of error detection (2 bits program) by the common processor: - RESET
-
- 1) Skipped
- 2) DL1 to PROCESSOR
- 3) DL2 to PROCESSOR
- 4) PROCESSOR to PBUS to FLAG BUS
- 5) Skipped
Step 2) and 3) will check if any data is “0”. If there is, then the PBUS will be pulled to “1”. This in turn will drive the gate of the n-transistor 550 to pull down the FLAG BUS 509 (seeFIG. 9 ). - The basic functional steps illustrated in
FIG. 13 also include some auxiliary in-between steps and considerations: - 1) Precharge of the DBUS or SBUS by the common processor.
- The DBUS interconnecting the common processor and the data latches is precharged to Vdd by virtue of being connected to the PBUS, which is precharged to Vdd by the common processor. The DBUS is normally precharged to Vdd (or logic state “1”). When reading a Data Latch (DL), if the DL has the data of “1”, the DBUS will remain at “1”, otherwise a data “0” at DL will drive the DBUS to GND.
- As can be seen from the truth table in
FIG. 12B , the DBUS is precharged to Vdd by the processor driver (output logic 530) with the control signals settings of PDIR=0 and PINV=0, regardless of the value MTCH and MTCH*. The Precharge DBUS to Vdd cycle is inserted before every cycle of DL2 to PROCESSOR, or DL1 to PROCESSOR. - The cycle to fetch the data from the SA latch also involves charging the SBUS to Vdd by the processor driver. Similar to the data latches case, when reading the SA Latch, if it has the data of “1”, the SBUS will remain at “1”, otherwise a data “0” at the SA Latch will drive the SBUS to GND.
- 2) Precharge of DBUS with the Data Latches, such as DL1 and DL2.
- For the PROCESSOR to DL1 or PROCESSOR to DL2 cycle, the DBUS is precharged by the data in the data latch (DL) to prevent flipping the Data Latches, the PROCESSOR output (i.e., PBUS) is floated at HiZ.
- Also, HiZ on DBUS is needed for program verify sequence. Whenever the data fail to verify, program data at the Data Latches would be kept unchanged.
-
FIG. 18 illustrates the full cycle of in including the auxiliary steps into the basic steps ofFIG. 13 for transferring data from the sense amplifier to the data latches. - 1. RESET
- 2. Precharge SBUS to Vdd from PROCESSOR;
- 3. Transfer SA to PROCESSOR;
- 4. Precharge DBUS to Vdd;
- 5. DL2 to PROCESSOR;
- 6. Precharge DBUS to Vdd;
- 7. DL1 to PROCESSOR;
- 8. PROCESSOR to DL1 (since step 7 already has updated data on DBUS, so PROCESSOR can update DL1 directly)
- 9. Charge DBUS with DL2;
- 10. PROCESSOR to DL2.
- Although the various aspects of the present invention have been described with respect to certain embodiments, it is understood that the invention is entitled to protection within the full scope of the appended claims.
Claims (18)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/026,536 US20060140007A1 (en) | 2004-12-29 | 2004-12-29 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US11/781,917 US7471575B2 (en) | 2004-12-29 | 2007-07-23 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US12/342,679 US7817476B2 (en) | 2004-12-29 | 2008-12-23 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US12/900,443 US8873303B2 (en) | 2004-12-29 | 2010-10-07 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/026,536 US20060140007A1 (en) | 2004-12-29 | 2004-12-29 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/781,917 Continuation US7471575B2 (en) | 2004-12-29 | 2007-07-23 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060140007A1 true US20060140007A1 (en) | 2006-06-29 |
Family
ID=36611305
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/026,536 Abandoned US20060140007A1 (en) | 2004-12-29 | 2004-12-29 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US11/781,917 Active US7471575B2 (en) | 2004-12-29 | 2007-07-23 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US12/342,679 Active US7817476B2 (en) | 2004-12-29 | 2008-12-23 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US12/900,443 Active US8873303B2 (en) | 2004-12-29 | 2010-10-07 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/781,917 Active US7471575B2 (en) | 2004-12-29 | 2007-07-23 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US12/342,679 Active US7817476B2 (en) | 2004-12-29 | 2008-12-23 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US12/900,443 Active US8873303B2 (en) | 2004-12-29 | 2010-10-07 | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
Country Status (1)
Country | Link |
---|---|
US (4) | US20060140007A1 (en) |
Cited By (205)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060126393A1 (en) * | 2004-12-14 | 2006-06-15 | Yan Li | Data recovery methods in multi-state memory after program fail |
US20060126394A1 (en) * | 2004-12-14 | 2006-06-15 | Yan Li | Multi-state memory having data recovery after program fail |
US20060233023A1 (en) * | 2005-04-01 | 2006-10-19 | Jason Lin | Method for Non-Volatile Memory with Background Data Latch Caching During Erase Operations |
US20060239080A1 (en) * | 2005-04-01 | 2006-10-26 | Yan Li | Method for Non-Volatile Memory with Managed Execution of Cached Data |
US20060244047A1 (en) * | 2005-04-27 | 2006-11-02 | International Business Machines Corporation | Memory and logic devices using electronically scannable multiplexing devices |
US20070064467A1 (en) * | 2005-07-05 | 2007-03-22 | Stmicroelectronics Sa | Read-only memory |
US20070097744A1 (en) * | 2005-04-01 | 2007-05-03 | Yan Li | Use of Data Latches in Multi-Phase Programming of Non-Volatile Memories |
US20070097749A1 (en) * | 2005-10-27 | 2007-05-03 | Yan Li | Method for programming of multi-state non-volatile memory using smart verify |
US20070097747A1 (en) * | 2005-10-27 | 2007-05-03 | Yan Li | Apparatus for programming of multi-state non-volatile memory using smart verify |
US20070148973A1 (en) * | 2005-12-28 | 2007-06-28 | Masaaki Higashitani | Fabrication of semiconductor device for flash memory with increased select gate width |
US20070171718A1 (en) * | 2005-12-19 | 2007-07-26 | Hemink Gerrit J | Apparatus for programming non-volatile memory with reduced program disturb using modified pass voltages |
US20070171719A1 (en) * | 2005-12-19 | 2007-07-26 | Hemink Gerrit J | Method for programming non-volatile memory with reduced program disturb using modified pass voltages |
US20070223292A1 (en) * | 2006-03-24 | 2007-09-27 | Farookh Moogat | Method for column redundancy using data latches in solid-state memories |
US20070223291A1 (en) * | 2006-03-24 | 2007-09-27 | Raul-Adrian Cernea | Method for remote redundancy for non-volatile memory |
US20070220935A1 (en) * | 2006-03-24 | 2007-09-27 | Raul-Adrian Cernea | Non-volatile memory with redundancy data buffered in remote buffer circuits |
US20070230250A1 (en) * | 2005-12-29 | 2007-10-04 | Chan Siu L | Methods for Improved Program-Verify Operations in Non-Volatile Memories |
WO2007131062A2 (en) | 2006-05-05 | 2007-11-15 | Sandisk Corporation | Non-volatile memory with background data latch caching during read operations and methods therefor |
US7310255B2 (en) | 2005-12-29 | 2007-12-18 | Sandisk Corporation | Non-volatile memory with improved program-verify operations |
US20070291543A1 (en) * | 2006-06-19 | 2007-12-20 | Nima Mokhlesi | Method for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines |
US20070291566A1 (en) * | 2006-06-16 | 2007-12-20 | Nima Mokhlesi | Method for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
US20070291567A1 (en) * | 2006-06-16 | 2007-12-20 | Nima Mokhlesi | System for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
US20070291545A1 (en) * | 2006-06-19 | 2007-12-20 | Nima Mokhlesi | System for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines |
US20070297247A1 (en) * | 2006-06-26 | 2007-12-27 | Gerrit Jan Hemink | Method for programming non-volatile memory using variable amplitude programming pulses |
US20070297226A1 (en) * | 2006-06-22 | 2007-12-27 | Nima Mokhlesi | Method for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US20070297245A1 (en) * | 2006-06-22 | 2007-12-27 | Nima Mokhlesi | System for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US20080019186A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | System that compensates for coupling during programming |
US20080019193A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Compensating for coupling based on sensing a neighbor using coupling |
US20080019175A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | System that compensates for coupling based on sensing a neighbor using coupling |
US20080019173A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | System for configuring compensation |
US20080019174A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Method for configuring compensation |
US20080019185A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Compensating for coupling during programming |
US20080019188A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Nonvolatile Memory and Method for Compensating During Programming for Perturbing Charges of Neighboring Cells |
US20080065813A1 (en) * | 2006-09-08 | 2008-03-13 | Yan Li | Methods in a pseudo random and command driven bit compensation for the cycling effects in flash memory |
US20080068065A1 (en) * | 2005-04-27 | 2008-03-20 | International Business Machines Corp. | Electronically scannable multiplexing device |
US20080081419A1 (en) * | 2006-09-28 | 2008-04-03 | Fumitoshi Ito | Providing local boosting control implant for non-volatile memory |
US20080079052A1 (en) * | 2006-09-28 | 2008-04-03 | Fumitoshi Ito | Non-volatile memory with local boosting control implant |
US20080089128A1 (en) * | 2006-10-17 | 2008-04-17 | Nima Mokhlesi | Programming non-volatile memory with dual voltage select gate structure |
US20080089127A1 (en) * | 2006-10-17 | 2008-04-17 | Nima Mokhlesi | Non-volatile memory with dual voltage select gate structure |
US20080090351A1 (en) * | 2006-10-17 | 2008-04-17 | Nima Mokhlesi | Fabricating non-volatile memory with dual voltage select gate structure |
US20080112230A1 (en) * | 2006-11-13 | 2008-05-15 | Nima Mokhlesi | Operating non-volatile memory with boost structures |
US20080112226A1 (en) * | 2006-11-13 | 2008-05-15 | Nima Mokhlesi | Non-volatile memory with boost structures |
US20080113479A1 (en) * | 2006-11-13 | 2008-05-15 | Nima Mokhlesi | Fabricating non-volatile memory with boost structures |
US20080123425A1 (en) * | 2006-11-02 | 2008-05-29 | Lutze Jeffrey W | Reducing program disturb in non-volatile memory using multiple boosting modes |
US20080123426A1 (en) * | 2006-11-02 | 2008-05-29 | Lutze Jeffrey W | Non-volatile memory using multiple boosting modes for reduced program disturb |
US20080137425A1 (en) * | 2006-12-12 | 2008-06-12 | Yingda Dong | Reducing program disturb in non-volatile storage using early source-side boosting |
US20080137426A1 (en) * | 2006-12-12 | 2008-06-12 | Yingda Dong | Non-volatile storage with early source-side boosting for reducing program disturb |
US20080158992A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Non-volatile storage with adaptive body bias |
US20080159007A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Non-volatile storage with bias based on selected word line |
US20080158975A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Non-volatile storage with bias for temperature compensation |
US20080158976A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Biasing non-volatile storage based on selected word line |
US20080158960A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Applying adaptive body bias to non-volatile storage |
US20080158970A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Biasing non-volatile storage to compensate for temperature variations |
US20080180996A1 (en) * | 2007-01-31 | 2008-07-31 | Sandisk Il Ltd. | Flash Memory With Improved Programming Precision |
US20080219057A1 (en) * | 2007-03-07 | 2008-09-11 | Yan Li | Non-Volatile Memory With Cache Page Copy |
US20080219059A1 (en) * | 2007-03-07 | 2008-09-11 | Yan Li | Method for Cache Page Copy in a Non-Volatile Memory |
US20080244162A1 (en) * | 2007-03-29 | 2008-10-02 | Nima Mokhlesi | Method for reading non-volatile storage using pre-conditioning waveforms and modified reliability metrics |
US20080247241A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Sensing in non-volatile storage using pulldown to regulated source voltage to remove system noise |
US20080247228A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Non-volatile storage with current sensing of negative threshold voltages |
US20080250300A1 (en) * | 2007-03-29 | 2008-10-09 | Nima Mokhlesi | Method for decoding data in non-volatile storage using reliability metrics based on multiple reads |
US7440327B1 (en) | 2007-04-25 | 2008-10-21 | Sandisk Corporation | Non-volatile storage with reduced power consumption during read operations |
US20080266973A1 (en) * | 2007-04-25 | 2008-10-30 | Deepak Chandra Sekar | Reducing power consumption during read operations in non-volatile storage |
US20080266963A1 (en) * | 2007-04-24 | 2008-10-30 | Deepak Chandra Sekar | Compensating source voltage drop in non-volatile storage |
US20080266964A1 (en) * | 2007-04-24 | 2008-10-30 | Deepak Chandra Sekar | Non-volatile storage with compensation for source voltage drop |
US20080279008A1 (en) * | 2007-05-07 | 2008-11-13 | Yingda Dong | Non-volatile storage with boosting using channel isolation switching |
US20080279007A1 (en) * | 2007-05-07 | 2008-11-13 | Yingda Dong | Boosting for non-volatile storage using channel isolation switching |
US20080278999A1 (en) * | 2007-05-07 | 2008-11-13 | Yingda Dong | Source and drain side early boosting using local self boosting for non-volatile storage |
EP1993101A2 (en) | 2007-05-14 | 2008-11-19 | SanDisk IL Ltd. | Measuring threshold voltage distribution in memory using an aggregate characteristic |
US7471567B1 (en) | 2007-06-29 | 2008-12-30 | Sandisk Corporation | Method for source bias all bit line sensing in non-volatile storage |
US20090003069A1 (en) * | 2007-06-29 | 2009-01-01 | Seungpil Lee | Non-volatile storage with source bias all bit line sensing |
US20090067244A1 (en) * | 2007-09-07 | 2009-03-12 | Yan Li | Nonvolatile memory and method for on-chip pseudo-randomization of data within a page and between pages |
US20090080263A1 (en) * | 2007-09-26 | 2009-03-26 | Dana Lee | Reducing programming voltage differential nonlinearity in non-volatile storage |
US20090103369A1 (en) * | 2004-12-29 | 2009-04-23 | Raul-Adrian Cernea | Non-Volatile Memory and Method with Shared Processing for an Aggregate of Read/Write Circuits |
US20090125785A1 (en) * | 2004-05-13 | 2009-05-14 | Sergey Anatolievich Gorobets | Pipelined Data Relocation and Improved Chip Architectures |
US20090135646A1 (en) * | 2007-11-26 | 2009-05-28 | Mark Murin | Operation sequence and commands for measuring threshold voltage distribution in memory |
US20090147573A1 (en) * | 2007-12-07 | 2009-06-11 | Gerrit Jan Hemink | Faster programming of multi-level non-volatile storage through reduced verify operations |
US7593265B2 (en) | 2007-12-28 | 2009-09-22 | Sandisk Corporation | Low noise sense amplifier array and method for nonvolatile memory |
US20090261398A1 (en) * | 2008-04-17 | 2009-10-22 | Henry Chien | Non-volatile memory with sidewall channels and raised source/drain regions |
US20090282184A1 (en) * | 2008-05-09 | 2009-11-12 | Deepanshu Dutta | Compensating non-volatile storage using different pass voltages during program-verify and read |
US20090290429A1 (en) * | 2008-05-23 | 2009-11-26 | Yingda Dong | Enhanced bit-line pre-charge scheme for increasing channel boosting in non-volatile storage |
US20090310420A1 (en) * | 2008-06-12 | 2009-12-17 | Raul-Adrian Cernea | Method for Correlated Multiple Pass Programming in Nonvolatile Memory |
US20090323429A1 (en) * | 2008-06-27 | 2009-12-31 | Dana Lee | Programming algorithm to reduce disturb with minimal extra time penalty |
US7652929B2 (en) | 2007-09-17 | 2010-01-26 | Sandisk Corporation | Non-volatile memory and method for biasing adjacent word line for verify during programming |
US20100046297A1 (en) * | 2008-08-25 | 2010-02-25 | Raul-Adrian Cernea | Non-volatile memory and method for ramp-down programming |
EP2161723A1 (en) | 2006-03-03 | 2010-03-10 | Sandisk Corporation | Read operation for non-volatile storage with compensation for floating gate coupling |
WO2010030692A2 (en) | 2008-09-11 | 2010-03-18 | Sandisk Corporation | Multi-pass programming for memory with reduced data storage requirement |
US20100074014A1 (en) * | 2008-09-19 | 2010-03-25 | Dunga Mohan V | Data state-based temperature compensation during sensing in non-volatile memory |
US20100091573A1 (en) * | 2008-10-10 | 2010-04-15 | Yan Li | Nonvolatile Memory And Method With Reduced Program Verify By Ignoring Fastest And/Or Slowest Programming Bits |
US20100097857A1 (en) * | 2007-04-10 | 2010-04-22 | Raul-Adrian Cernea | Predictive Programming in Non-Volatile Memory |
US20100103734A1 (en) * | 2008-10-24 | 2010-04-29 | Gerrit Jan Hemink | Programming non-volatile memory with high resolution variable initial programming pulse |
US7734861B2 (en) | 2006-09-08 | 2010-06-08 | Sandisk Corporation | Pseudo random and command driven bit compensation for the cycling effects in flash memory |
WO2010077846A1 (en) | 2008-12-31 | 2010-07-08 | Sandisk Corporation | Non-volatile memory and method with continuous scanning time-domain sensing |
WO2010077965A1 (en) | 2008-12-31 | 2010-07-08 | Sandisk Corporation | Non-volatile memory and method for sensing with pipelined corrections for neighboring perturbations |
WO2010080674A1 (en) | 2009-01-06 | 2010-07-15 | Sandisk Corporation | Sensing circuit and method with reduced susceptibility to spatial and temperature variations |
US20100214848A1 (en) * | 2009-02-26 | 2010-08-26 | Sung Hoon Ahn | Nonvolatile memory device and method of operating the same |
US7800945B2 (en) | 2008-06-12 | 2010-09-21 | Sandisk Corporation | Method for index programming and reduced verify in nonvolatile memory |
WO2010114682A1 (en) | 2009-03-30 | 2010-10-07 | Sandisk Corporation | Fabricating and operating a memory array having a multi-level cell region and a single-level cell region |
US7813172B2 (en) | 2008-06-12 | 2010-10-12 | Sandisk Corporation | Nonvolatile memory with correlated multiple pass programming |
WO2010117807A2 (en) | 2009-04-09 | 2010-10-14 | Sandisk Corporation | Two pass erase for non-volatile storage |
US7826271B2 (en) | 2008-06-12 | 2010-11-02 | Sandisk Corporation | Nonvolatile memory with index programming and reduced verify |
WO2010151428A1 (en) | 2009-06-26 | 2010-12-29 | Sandisk Corporation | Detecting the completion of programming for non-volatile storage |
WO2011011525A1 (en) | 2009-07-21 | 2011-01-27 | Sandisk Corporation | Method of forming nanostructure-based nand flash cells and the periphery circuits thereof |
WO2011022386A1 (en) | 2009-08-19 | 2011-02-24 | Sandisk Corporation | Selective memory cell program and erase |
WO2011031660A2 (en) | 2009-09-11 | 2011-03-17 | Sandisk Corporation | Identifying at-risk data in non-volatile storage |
US20110072332A1 (en) * | 2004-12-21 | 2011-03-24 | Andrew Tomlin | Method for Copying Data in Reprogrammable Non-Volatile Memory |
WO2011062917A1 (en) | 2009-11-20 | 2011-05-26 | Sandisk Corporation | Data coding for improved ecc eddiciency in a nonvolatile storage system |
US7957197B2 (en) | 2008-05-28 | 2011-06-07 | Sandisk Corporation | Nonvolatile memory with a current sense amplifier having a precharge circuit and a transfer gate coupled to a sense node |
WO2011081910A1 (en) | 2009-12-15 | 2011-07-07 | Sandisk Corporation | Programming non-volatile storage with fast bit detection and verify skip |
EP2348511A1 (en) | 2007-02-20 | 2011-07-27 | SanDisk Corporation | Variable program for non-volatile storage |
US20110188317A1 (en) * | 2010-01-29 | 2011-08-04 | Mui Man L | Non-volatile memory with fast binary programming and reduced power consumption |
WO2011103013A1 (en) | 2010-02-19 | 2011-08-25 | Sandisk Corporation | Non-volatile storage with temperature compensation based on neighbor state information |
US20110228615A1 (en) * | 2010-03-19 | 2011-09-22 | Hitoshi Shiga | Semiconductor memory device |
WO2011119500A1 (en) | 2010-03-25 | 2011-09-29 | Sandisk Il Ltd. | Simultaneous multi-state read or verify in non-volatile storage |
WO2011133404A1 (en) | 2010-04-18 | 2011-10-27 | Sandisk Corporation | Programming non-volatile storage includng reducing impact from other memory cells |
WO2011140057A1 (en) | 2010-05-04 | 2011-11-10 | Sandisk Corporation | Mitigating channel coupling effects during sensing of non-volatile storage elements |
WO2011149823A1 (en) | 2010-05-24 | 2011-12-01 | SanDisk Technologies, Inc. | Programming non-volatile storage with synchronized coupling |
WO2011156695A1 (en) | 2010-06-11 | 2011-12-15 | Sandiskm Technologies, Inc. | Air gap isolation between the bit lines of a non-volatile memory and methods of manufacturing the same |
WO2011160001A1 (en) | 2010-06-19 | 2011-12-22 | SanDisk Technologies, Inc. | Non-volatile memory comprising bit line air gaps and word line air gaps and corresponding manufacturing method |
WO2011160011A1 (en) | 2010-06-19 | 2011-12-22 | SanDisk Technologies, Inc. | Isolation between nonvolatile memory cells by means of low- dielectric- constant dielectrics and air gaps and corresponding manufacturing method |
WO2012006160A1 (en) | 2010-07-09 | 2012-01-12 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays: current based approach |
WO2012005993A1 (en) | 2010-07-09 | 2012-01-12 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
WO2012009266A1 (en) | 2010-07-13 | 2012-01-19 | SanDisk Technologies, Inc. | Fast random access to non-volatile storage |
WO2012044413A1 (en) | 2010-09-29 | 2012-04-05 | Sandisk Technologies Inc. | Techniques for the fast settling of word lines in nand flash memory |
WO2012067739A1 (en) | 2010-11-16 | 2012-05-24 | SanDisk Technologies, Inc. | Word line kicking voltage when sensing non-volatile storage cell |
WO2012082873A1 (en) | 2010-12-15 | 2012-06-21 | Sandisk Technologies Inc. | Auxiliary interface for non-volatile memory system |
WO2012097153A1 (en) | 2011-01-12 | 2012-07-19 | SanDisk Technologies, Inc. | Method of manufacturing air gap isolation in high-density non-volatile memory |
US8228729B2 (en) | 2009-06-05 | 2012-07-24 | Sandisk Technologies Inc. | Structure and method for shuffling data within non-volatile memory devices |
WO2012122188A1 (en) | 2011-03-08 | 2012-09-13 | SanDisk Technologies, Inc. | Non-volatile storage element comprising a floating gate with a pn junction and method of forming the same |
WO2012129032A1 (en) | 2011-03-22 | 2012-09-27 | SanDisk Technologies, Inc. | P-/metal floating gate non-volatile storage element |
WO2012134842A1 (en) | 2011-03-31 | 2012-10-04 | SanDisk Technologies, Inc. | Reducing neighbor read disturb |
WO2012151107A1 (en) | 2011-05-05 | 2012-11-08 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
WO2012158341A1 (en) | 2011-05-17 | 2012-11-22 | Sandisk Technologies Inc. | Non-volatile memory and method with improved data scrambling |
WO2012170282A1 (en) | 2011-06-07 | 2012-12-13 | SanDisk Technologies, Inc. | Intelligent shifting of read pass voltages for non-volatile storage |
WO2013012567A1 (en) | 2011-07-21 | 2013-01-24 | Sandisk Technologies Inc. | Program algorithm with staircase waveform decomposed into multiple passes |
US8374023B2 (en) | 2010-09-30 | 2013-02-12 | SK Hynix Inc. | Semiconductor memory apparatus |
WO2013040145A1 (en) | 2011-09-16 | 2013-03-21 | SanDisk Technologies, Inc. | Substrate bias during program of nand flash non-volatile storage |
WO2013043446A1 (en) | 2011-09-21 | 2013-03-28 | SanDisk Technologies, Inc. | On chip dynamic read for non-volatile storage |
WO2013043602A2 (en) | 2011-09-19 | 2013-03-28 | SanDisk Technologies, Inc. | High endurance non-volatile storage |
WO2013058960A2 (en) | 2011-10-20 | 2013-04-25 | Sandisk Technologies Inc. | Compact sense amplifier for non-volatile memory |
US8432732B2 (en) | 2010-07-09 | 2013-04-30 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays |
WO2013062936A1 (en) | 2011-10-26 | 2013-05-02 | SanDisk Technologies, Inc. | Back-biasing word line switch transistors |
WO2013074528A1 (en) | 2011-11-18 | 2013-05-23 | SanDisk Technologies, Inc. | Non-volatile storage with broken word line screen and data recovery |
US8472280B2 (en) | 2010-12-21 | 2013-06-25 | Sandisk Technologies Inc. | Alternate page by page programming scheme |
WO2013095846A1 (en) | 2011-12-21 | 2013-06-27 | SanDisk Technologies, Inc. | Mitigating variations arising from simultaneous multi-state sensing |
WO2013103504A1 (en) | 2012-01-06 | 2013-07-11 | Sandisk Technologies Inc. | Charge cycling by equalizing and regulating the source, well, and bit lines during write operations for nand flash memory |
WO2013126109A1 (en) | 2012-02-23 | 2013-08-29 | SanDisk Technologies, Inc. | Temperature based compensation during verify operations for non-volatile storage |
WO2013130230A1 (en) | 2012-03-02 | 2013-09-06 | Sandisk Technologies Inc. | Saving of data in cases of word-line to word-line short in memory arrays |
WO2013138199A1 (en) | 2012-03-13 | 2013-09-19 | SanDisk Technologies, Inc. | Non-volatile storage with read process that reduces disturb |
WO2013147937A1 (en) | 2012-03-26 | 2013-10-03 | SanDisk Technologies, Inc. | Selected word line dependent select game voltage during program |
WO2013147938A1 (en) | 2012-03-26 | 2013-10-03 | SanDisk Technologies, Inc. | Selected word line dependent programming voltage |
WO2013147936A1 (en) | 2012-03-26 | 2013-10-03 | SanDisk Technologies, Inc. | Selected word line dependent select gate diffusion region voltage during programnming |
WO2013165774A1 (en) | 2012-05-03 | 2013-11-07 | Sandisk Technologies Inc. | Column redundancy circuitry for non-volatile memory |
WO2013188019A1 (en) | 2012-05-08 | 2013-12-19 | SanDisk Technologies, Inc. | Improved bit line bl isolation scheme during erase operation for non-volatile storage |
WO2014004095A1 (en) | 2012-06-28 | 2014-01-03 | SanDisk Technologies, Inc. | System to reduce stress on word line select transistor during erase operation |
US8630120B2 (en) | 2011-10-20 | 2014-01-14 | Sandisk Technologies Inc. | Compact sense amplifier for non-volatile memory |
WO2014011627A1 (en) | 2012-07-11 | 2014-01-16 | SanDisk Technologies, Inc. | Programming method to tighten threshold voltage width with avoiding program disturb |
WO2014039459A1 (en) | 2012-09-10 | 2014-03-13 | SanDisk Technologies, Inc. | Non-volatile storage with joint hard bit and soft bit reading |
WO2014039164A1 (en) | 2012-09-06 | 2014-03-13 | SanDisk Technologies, Inc. | On chip dynamic read level scan and error detection for non-volatile storage |
WO2014052163A1 (en) | 2012-09-27 | 2014-04-03 | Sandisk Technologies Inc. | Charge pump based over-sampling adc for current detection |
WO2014059176A1 (en) | 2012-10-12 | 2014-04-17 | Sandisk Technologies Inc. | Use of high endurance non-volatile memory for read acceleration |
US8705293B2 (en) | 2011-10-20 | 2014-04-22 | Sandisk Technologies Inc. | Compact sense amplifier for non-volatile memory suitable for quick pass write |
WO2014071175A1 (en) | 2012-11-02 | 2014-05-08 | SanDisk Technologies, Inc. | Integration of single-level and multi-level flash cells having different tunnel oxide thicknesses |
US8725935B2 (en) | 2009-12-18 | 2014-05-13 | Sandisk Technologies Inc. | Balanced performance for on-chip folding of non-volatile memories |
US8726104B2 (en) | 2011-07-28 | 2014-05-13 | Sandisk Technologies Inc. | Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages |
US8750042B2 (en) | 2011-07-28 | 2014-06-10 | Sandisk Technologies Inc. | Combined simultaneous sensing of multiple wordlines in a post-write read (PWR) and detection of NAND failures |
US8750045B2 (en) | 2012-07-27 | 2014-06-10 | Sandisk Technologies Inc. | Experience count dependent program algorithm for flash memory |
WO2014088803A1 (en) | 2012-12-06 | 2014-06-12 | SanDisk Technologies, Inc. | Non-volatile storage nand string select gate voltage lowered during programming |
WO2014092943A1 (en) | 2012-12-12 | 2014-06-19 | SanDisk Technologies, Inc. | Air gap isolation in non-volatile memory using sacrificial films |
US8775901B2 (en) | 2011-07-28 | 2014-07-08 | SanDisk Technologies, Inc. | Data recovery for defective word lines during programming of non-volatile memory arrays |
WO2014116903A1 (en) | 2013-01-25 | 2014-07-31 | Sandisk Technologies Inc | Non-volatile memory programming data preservation |
WO2014116906A1 (en) | 2013-01-25 | 2014-07-31 | Sandisk Technologies Inc. | Recovery of nearby data in programming of non-volatile multi-level multiple memory die |
WO2014120943A1 (en) | 2013-01-31 | 2014-08-07 | Sandisk Technologies Inc. | Adaptive initial program voltage for non-volatile memory |
WO2014120717A2 (en) | 2013-01-30 | 2014-08-07 | Sandisk Technologies Inc. | Bit line current trip point modulation for reading nonvolatile storage elements |
WO2014124324A1 (en) | 2013-02-08 | 2014-08-14 | Sandisk Technologies Inc. | Non-volatile memory including bit line switch transistors formed in a triple-well |
US8817569B2 (en) | 2012-03-19 | 2014-08-26 | Sandisk Technologies Inc. | Immunity against temporary and short power drops in non-volatile memory |
WO2014160619A2 (en) | 2013-03-25 | 2014-10-02 | Sandisk Technologies Inc. | Back bias during program verify of non-volatile storage |
US8897080B2 (en) | 2012-09-28 | 2014-11-25 | Sandisk Technologies Inc. | Variable rate serial to parallel shift register |
US8971141B2 (en) | 2012-06-28 | 2015-03-03 | Sandisk Technologies Inc. | Compact high speed sense amplifier for non-volatile memory and hybrid lockout |
US9076506B2 (en) | 2012-09-28 | 2015-07-07 | Sandisk Technologies Inc. | Variable rate parallel to serial shift register |
US9076545B2 (en) | 2013-01-17 | 2015-07-07 | Sandisk Tecnologies Inc. | Dynamic adjustment of read voltage levels based on memory cell threshold voltage distribution |
WO2015112404A1 (en) | 2014-01-24 | 2015-07-30 | Sandisk Technologies Inc. | Non-volatile storage element with suspended charge storage region |
US9208895B1 (en) | 2014-08-14 | 2015-12-08 | Sandisk Technologies Inc. | Cell current control through power supply |
US9293195B2 (en) | 2012-06-28 | 2016-03-22 | Sandisk Technologies Inc. | Compact high speed sense amplifier for non-volatile memory |
US9324441B1 (en) | 2015-01-20 | 2016-04-26 | Sandisk Technologies Inc. | Fast adaptive trimming of operating parameters for non-volatile memory devices |
US9330969B2 (en) | 2014-02-12 | 2016-05-03 | Sandisk Technologies Inc. | Air gap formation between bit lines with top protection |
US9329986B2 (en) | 2012-09-10 | 2016-05-03 | Sandisk Technologies Inc. | Peak current management in multi-die non-volatile memory devices |
US9342446B2 (en) | 2011-03-29 | 2016-05-17 | SanDisk Technologies, Inc. | Non-volatile memory system allowing reverse eviction of data updates to non-volatile binary cache |
US9349468B2 (en) | 2014-08-25 | 2016-05-24 | SanDisk Technologies, Inc. | Operational amplifier methods for charging of sense amplifier internal nodes |
US9490035B2 (en) | 2012-09-28 | 2016-11-08 | SanDisk Technologies, Inc. | Centralized variable rate serializer and deserializer for bad column management |
US9558836B2 (en) | 2012-06-28 | 2017-01-31 | Sandisk Technologies Llc | Compact high speed sense amplifier for non-volatile memory with reduced layout area and power consumption |
US20170046220A1 (en) * | 2015-08-11 | 2017-02-16 | Sandisk Technologies Inc. | Soft bit techniques for a data storage device |
US9595345B2 (en) | 2014-08-07 | 2017-03-14 | Sandisk Technologies Llc | Adaptive selective bit line pre-charge for current savings and fast programming |
US9698676B1 (en) | 2016-03-11 | 2017-07-04 | Sandisk Technologies Llc | Charge pump based over-sampling with uniform step size for current detection |
US9721671B2 (en) | 2015-09-10 | 2017-08-01 | Sandisk Technologies Llc | Memory device which performs verify operations using different sense node pre-charge voltages and a common discharge period |
US9810723B2 (en) | 2012-09-27 | 2017-11-07 | Sandisk Technologies Llc | Charge pump based over-sampling ADC for current detection |
US10114589B2 (en) * | 2016-11-16 | 2018-10-30 | Sandisk Technologies Llc | Command control for multi-core non-volatile memory |
US10134474B1 (en) | 2017-10-20 | 2018-11-20 | Sandisk Technologies Llc | Independent state completion for each plane during flash memory programming |
US10254967B2 (en) | 2016-01-13 | 2019-04-09 | Sandisk Technologies Llc | Data path control for non-volatile memory |
US10304550B1 (en) | 2017-11-29 | 2019-05-28 | Sandisk Technologies Llc | Sense amplifier with negative threshold sensing for non-volatile memory |
US10497406B2 (en) * | 2013-04-23 | 2019-12-03 | Micron Technology, Inc. | Sequential memory operation without deactivating access line signals |
US10528267B2 (en) | 2016-11-11 | 2020-01-07 | Sandisk Technologies Llc | Command queue for storage operations |
US10528286B2 (en) | 2016-11-11 | 2020-01-07 | Sandisk Technologies Llc | Interface for non-volatile memory |
US10528255B2 (en) | 2016-11-11 | 2020-01-07 | Sandisk Technologies Llc | Interface for non-volatile memory |
US10643695B1 (en) | 2019-01-10 | 2020-05-05 | Sandisk Technologies Llc | Concurrent multi-state program verify for non-volatile memory |
US11024392B1 (en) | 2019-12-23 | 2021-06-01 | Sandisk Technologies Llc | Sense amplifier for bidirectional sensing of memory cells of a non-volatile memory |
DE102021116040A1 (en) | 2021-03-03 | 2022-09-08 | Sandisk Technologies Llc | PEAK CURRENT AND PROGRAM TIME OPTIMIZATION THROUGH LOOP DEPENDENT TARGET AND TIMING OF THE VOLTAGE RISE |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2503462A4 (en) * | 2009-11-16 | 2012-10-31 | Fujitsu Ltd | Parallel computation device, parallel computation method, and parallel computation program |
US8427884B2 (en) | 2011-06-20 | 2013-04-23 | SanDisk Technologies, Inc. | Bit scan circuits and method in non-volatile memory |
US8830745B2 (en) | 2012-07-17 | 2014-09-09 | Sandisk Technologies Inc. | Memory system with unverified program step |
US9852078B2 (en) | 2015-05-08 | 2017-12-26 | Sandisk Technologies Llc | Data mapping for non-volatile storage |
JP2019036374A (en) * | 2017-08-14 | 2019-03-07 | 東芝メモリ株式会社 | Semiconductor storage |
US11380373B1 (en) | 2021-05-12 | 2022-07-05 | Globalfoundries U.S. Inc. | Memory with read circuit for current-to-voltage slope characteristic-based sensing and method |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4357685A (en) * | 1979-09-28 | 1982-11-02 | Sgs-Ates Componenti Elettronici S.P.A. | Method of programming an electrically alterable nonvolatile memory |
US5070032A (en) * | 1989-03-15 | 1991-12-03 | Sundisk Corporation | Method of making dense flash eeprom semiconductor memory structures |
US5095344A (en) * | 1988-06-08 | 1992-03-10 | Eliyahou Harari | Highly compact eprom and flash eeprom devices |
US5172338A (en) * | 1989-04-13 | 1992-12-15 | Sundisk Corporation | Multi-state EEprom read and write circuits and techniques |
US5313421A (en) * | 1992-01-14 | 1994-05-17 | Sundisk Corporation | EEPROM with split gate source side injection |
US5315541A (en) * | 1992-07-24 | 1994-05-24 | Sundisk Corporation | Segmented column memory array |
US5343063A (en) * | 1990-12-18 | 1994-08-30 | Sundisk Corporation | Dense vertical programmable read only memory cell structure and processes for making them |
US5418752A (en) * | 1989-04-13 | 1995-05-23 | Sundisk Corporation | Flash EEPROM system with erase sector select |
US5570315A (en) * | 1993-09-21 | 1996-10-29 | Kabushiki Kaisha Toshiba | Multi-state EEPROM having write-verify control circuit |
US5595924A (en) * | 1994-05-25 | 1997-01-21 | Sandisk Corporation | Technique of forming over an irregular surface a polysilicon layer with a smooth surface |
US5768192A (en) * | 1996-07-23 | 1998-06-16 | Saifun Semiconductors, Ltd. | Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping |
US5774397A (en) * | 1993-06-29 | 1998-06-30 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined state |
US5903495A (en) * | 1996-03-18 | 1999-05-11 | Kabushiki Kaisha Toshiba | Semiconductor device and memory system |
US6011725A (en) * | 1997-08-01 | 2000-01-04 | Saifun Semiconductors, Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6222762B1 (en) * | 1992-01-14 | 2001-04-24 | Sandisk Corporation | Multi-state memory |
US6307800B1 (en) * | 1998-02-23 | 2001-10-23 | Micron Technology, Inc. | Circuits and method for multi-level data through a single input/output pin |
US6396736B1 (en) * | 1996-05-01 | 2002-05-28 | Hitachi, Ltd. | Nonvolatile semiconductor memory device which stores multi-value information |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3976839B2 (en) * | 1996-07-09 | 2007-09-19 | 株式会社ルネサステクノロジ | Nonvolatile memory system and nonvolatile semiconductor memory |
US6426893B1 (en) * | 2000-02-17 | 2002-07-30 | Sandisk Corporation | Flash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks |
US6983428B2 (en) | 2002-09-24 | 2006-01-03 | Sandisk Corporation | Highly compact non-volatile memory and method thereof |
US7196931B2 (en) | 2002-09-24 | 2007-03-27 | Sandisk Corporation | Non-volatile memory and method with reduced source line bias errors |
US20040083334A1 (en) * | 2002-10-28 | 2004-04-29 | Sandisk Corporation | Method and apparatus for managing the integrity of data in non-volatile memory system |
JP3857640B2 (en) * | 2002-11-29 | 2006-12-13 | 株式会社東芝 | Semiconductor memory device |
US7057939B2 (en) * | 2004-04-23 | 2006-06-06 | Sandisk Corporation | Non-volatile memory and control with improved partial page program capability |
US20060140007A1 (en) | 2004-12-29 | 2006-06-29 | Raul-Adrian Cernea | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
-
2004
- 2004-12-29 US US11/026,536 patent/US20060140007A1/en not_active Abandoned
-
2007
- 2007-07-23 US US11/781,917 patent/US7471575B2/en active Active
-
2008
- 2008-12-23 US US12/342,679 patent/US7817476B2/en active Active
-
2010
- 2010-10-07 US US12/900,443 patent/US8873303B2/en active Active
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4357685A (en) * | 1979-09-28 | 1982-11-02 | Sgs-Ates Componenti Elettronici S.P.A. | Method of programming an electrically alterable nonvolatile memory |
US5095344A (en) * | 1988-06-08 | 1992-03-10 | Eliyahou Harari | Highly compact eprom and flash eeprom devices |
US5070032A (en) * | 1989-03-15 | 1991-12-03 | Sundisk Corporation | Method of making dense flash eeprom semiconductor memory structures |
US5172338B1 (en) * | 1989-04-13 | 1997-07-08 | Sandisk Corp | Multi-state eeprom read and write circuits and techniques |
US5172338A (en) * | 1989-04-13 | 1992-12-15 | Sundisk Corporation | Multi-state EEprom read and write circuits and techniques |
US5418752A (en) * | 1989-04-13 | 1995-05-23 | Sundisk Corporation | Flash EEPROM system with erase sector select |
US5343063A (en) * | 1990-12-18 | 1994-08-30 | Sundisk Corporation | Dense vertical programmable read only memory cell structure and processes for making them |
US5313421A (en) * | 1992-01-14 | 1994-05-17 | Sundisk Corporation | EEPROM with split gate source side injection |
US6222762B1 (en) * | 1992-01-14 | 2001-04-24 | Sandisk Corporation | Multi-state memory |
US5315541A (en) * | 1992-07-24 | 1994-05-24 | Sundisk Corporation | Segmented column memory array |
US5774397A (en) * | 1993-06-29 | 1998-06-30 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined state |
US5570315A (en) * | 1993-09-21 | 1996-10-29 | Kabushiki Kaisha Toshiba | Multi-state EEPROM having write-verify control circuit |
US5595924A (en) * | 1994-05-25 | 1997-01-21 | Sandisk Corporation | Technique of forming over an irregular surface a polysilicon layer with a smooth surface |
US5661053A (en) * | 1994-05-25 | 1997-08-26 | Sandisk Corporation | Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
US5903495A (en) * | 1996-03-18 | 1999-05-11 | Kabushiki Kaisha Toshiba | Semiconductor device and memory system |
US6046935A (en) * | 1996-03-18 | 2000-04-04 | Kabushiki Kaisha Toshiba | Semiconductor device and memory system |
US6396736B1 (en) * | 1996-05-01 | 2002-05-28 | Hitachi, Ltd. | Nonvolatile semiconductor memory device which stores multi-value information |
US5768192A (en) * | 1996-07-23 | 1998-06-16 | Saifun Semiconductors, Ltd. | Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping |
US6011725A (en) * | 1997-08-01 | 2000-01-04 | Saifun Semiconductors, Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6307800B1 (en) * | 1998-02-23 | 2001-10-23 | Micron Technology, Inc. | Circuits and method for multi-level data through a single input/output pin |
Cited By (394)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8621323B2 (en) | 2004-05-13 | 2013-12-31 | SanDisk Technologies, Inc. | Pipelined data relocation and improved chip architectures |
US9122591B2 (en) | 2004-05-13 | 2015-09-01 | Sandisk Technologies Inc. | Pipelined data relocation and improved chip architectures |
US20090125785A1 (en) * | 2004-05-13 | 2009-05-14 | Sergey Anatolievich Gorobets | Pipelined Data Relocation and Improved Chip Architectures |
US20060126394A1 (en) * | 2004-12-14 | 2006-06-15 | Yan Li | Multi-state memory having data recovery after program fail |
US20060126393A1 (en) * | 2004-12-14 | 2006-06-15 | Yan Li | Data recovery methods in multi-state memory after program fail |
US8914703B2 (en) | 2004-12-21 | 2014-12-16 | SanDisk Technologies, Inc. | Method for copying data in reprogrammable non-volatile memory |
US20110072332A1 (en) * | 2004-12-21 | 2011-03-24 | Andrew Tomlin | Method for Copying Data in Reprogrammable Non-Volatile Memory |
US20090103369A1 (en) * | 2004-12-29 | 2009-04-23 | Raul-Adrian Cernea | Non-Volatile Memory and Method with Shared Processing for an Aggregate of Read/Write Circuits |
US7817476B2 (en) | 2004-12-29 | 2010-10-19 | Sandisk Corporation | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US20110019485A1 (en) * | 2004-12-29 | 2011-01-27 | Raul-Adrian Cernea | Non-Volatile Memory and Method with Shared Processing for an Aggregate of Read/Write Circuits |
US8873303B2 (en) | 2004-12-29 | 2014-10-28 | SanDisk Technologies, Inc. | Non-volatile memory and method with shared processing for an aggregate of read/write circuits |
US20070097744A1 (en) * | 2005-04-01 | 2007-05-03 | Yan Li | Use of Data Latches in Multi-Phase Programming of Non-Volatile Memories |
US8351269B2 (en) | 2005-04-01 | 2013-01-08 | SanDisk Technologies, Inc. | Method for non-volatile memory with background data latch caching during read operations |
US8036041B2 (en) | 2005-04-01 | 2011-10-11 | Sandisk Technologies Inc. | Method for non-volatile memory with background data latch caching during read operations |
US7206230B2 (en) | 2005-04-01 | 2007-04-17 | Sandisk Corporation | Use of data latches in cache operations of non-volatile memories |
US7733703B2 (en) | 2005-04-01 | 2010-06-08 | Sandisk Corporation | Method for non-volatile memory with background data latch caching during read operations |
US7936602B2 (en) | 2005-04-01 | 2011-05-03 | Sandisk Corporation | Use of data latches in cache operations of non-volatile memories |
US20070002626A1 (en) * | 2005-04-01 | 2007-01-04 | Yan Li | Non-Volatile Memory with Managed Execution of Cached Data |
US20090262578A1 (en) * | 2005-04-01 | 2009-10-22 | Yan Li | Use of Data Latches in Cache Operations of Non-Volatile Memories |
US20060239080A1 (en) * | 2005-04-01 | 2006-10-26 | Yan Li | Method for Non-Volatile Memory with Managed Execution of Cached Data |
US20090067253A1 (en) * | 2005-04-01 | 2009-03-12 | Yan Li | Method for Non-Volatile Memory With Background Data Latch Caching During Read Operations |
US20060233026A1 (en) * | 2005-04-01 | 2006-10-19 | Yan Li | Method for Non-Volatile Memory with Background Data Latch Caching During Program Operations |
US20060233021A1 (en) * | 2005-04-01 | 2006-10-19 | Jason Lin | Non-Volatile Memory with Background Data Latch Caching During Erase Operations |
US20060233010A1 (en) * | 2005-04-01 | 2006-10-19 | Yan Li | Non-Volatile Memory with Background Data Latch Caching During Read Operations |
US20060233022A1 (en) * | 2005-04-01 | 2006-10-19 | Yan Li | Non-Volatile Memory with Background Data Latch Caching During Program Operations |
US20100226176A1 (en) * | 2005-04-01 | 2010-09-09 | Yan Li | Method for Non-Volatile Memory With Background Data Latch Caching During Read Operations |
US20060233023A1 (en) * | 2005-04-01 | 2006-10-19 | Jason Lin | Method for Non-Volatile Memory with Background Data Latch Caching During Erase Operations |
US20060244047A1 (en) * | 2005-04-27 | 2006-11-02 | International Business Machines Corporation | Memory and logic devices using electronically scannable multiplexing devices |
US8552414B2 (en) | 2005-04-27 | 2013-10-08 | International Business Machines Corporation | Electronically scannable multiplexing device |
US7795044B2 (en) * | 2005-04-27 | 2010-09-14 | International Business Machines Corporation | Electronically scannable multiplexing device |
US20080068065A1 (en) * | 2005-04-27 | 2008-03-20 | International Business Machines Corp. | Electronically scannable multiplexing device |
US7514327B2 (en) * | 2005-04-27 | 2009-04-07 | International Business Machines Corporation | Electronically scannable multiplexing device |
US8178362B2 (en) | 2005-04-27 | 2012-05-15 | International Business Machines Corporation | Electronically scannable multiplexing device |
US20070064467A1 (en) * | 2005-07-05 | 2007-03-22 | Stmicroelectronics Sa | Read-only memory |
US7447074B2 (en) * | 2005-07-05 | 2008-11-04 | Stmicroelectronics Sa | Read-only memory |
US7301817B2 (en) | 2005-10-27 | 2007-11-27 | Sandisk Corporation | Method for programming of multi-state non-volatile memory using smart verify |
US7366022B2 (en) | 2005-10-27 | 2008-04-29 | Sandisk Corporation | Apparatus for programming of multi-state non-volatile memory using smart verify |
US20070097747A1 (en) * | 2005-10-27 | 2007-05-03 | Yan Li | Apparatus for programming of multi-state non-volatile memory using smart verify |
US20070097749A1 (en) * | 2005-10-27 | 2007-05-03 | Yan Li | Method for programming of multi-state non-volatile memory using smart verify |
US7492634B2 (en) | 2005-10-27 | 2009-02-17 | Sandisk Corporation | Method for programming of multi-state non-volatile memory using smart verify |
US20070171719A1 (en) * | 2005-12-19 | 2007-07-26 | Hemink Gerrit J | Method for programming non-volatile memory with reduced program disturb using modified pass voltages |
US20070171718A1 (en) * | 2005-12-19 | 2007-07-26 | Hemink Gerrit J | Apparatus for programming non-volatile memory with reduced program disturb using modified pass voltages |
US7355888B2 (en) | 2005-12-19 | 2008-04-08 | Sandisk Corporation | Apparatus for programming non-volatile memory with reduced program disturb using modified pass voltages |
US7355889B2 (en) | 2005-12-19 | 2008-04-08 | Sandisk Corporation | Method for programming non-volatile memory with reduced program disturb using modified pass voltages |
US20070148973A1 (en) * | 2005-12-28 | 2007-06-28 | Masaaki Higashitani | Fabrication of semiconductor device for flash memory with increased select gate width |
US7365018B2 (en) | 2005-12-28 | 2008-04-29 | Sandisk Corporation | Fabrication of semiconductor device for flash memory with increased select gate width |
US20080094911A1 (en) * | 2005-12-29 | 2008-04-24 | Chan Siu L | Non-Volatile Memory With Improved Program-Verify Operations |
US7609556B2 (en) | 2005-12-29 | 2009-10-27 | Sandisk Corporation | Non-volatile memory with improved program-verify operations |
US20070230250A1 (en) * | 2005-12-29 | 2007-10-04 | Chan Siu L | Methods for Improved Program-Verify Operations in Non-Volatile Memories |
US7310255B2 (en) | 2005-12-29 | 2007-12-18 | Sandisk Corporation | Non-volatile memory with improved program-verify operations |
US7447081B2 (en) | 2005-12-29 | 2008-11-04 | Sandisk Corporation | Methods for improved program-verify operations in non-volatile memories |
EP2161723A1 (en) | 2006-03-03 | 2010-03-10 | Sandisk Corporation | Read operation for non-volatile storage with compensation for floating gate coupling |
US8363495B2 (en) | 2006-03-24 | 2013-01-29 | Sandisk Technologies Inc. | Non-volatile memory with redundancy data buffered in remote buffer circuits |
US7324389B2 (en) | 2006-03-24 | 2008-01-29 | Sandisk Corporation | Non-volatile memory with redundancy data buffered in remote buffer circuits |
US20090273986A1 (en) * | 2006-03-24 | 2009-11-05 | Raul-Adrian Cernea | Non-Volatile Memory With Redundancy Data Buffered in Remote Buffer Circuits |
US7663950B2 (en) | 2006-03-24 | 2010-02-16 | Sandisk Corporation | Method for column redundancy using data latches in solid-state memories |
US20070220935A1 (en) * | 2006-03-24 | 2007-09-27 | Raul-Adrian Cernea | Non-volatile memory with redundancy data buffered in remote buffer circuits |
US20070223291A1 (en) * | 2006-03-24 | 2007-09-27 | Raul-Adrian Cernea | Method for remote redundancy for non-volatile memory |
US20070223292A1 (en) * | 2006-03-24 | 2007-09-27 | Farookh Moogat | Method for column redundancy using data latches in solid-state memories |
US7907458B2 (en) | 2006-03-24 | 2011-03-15 | Sandisk Corporation | Non-volatile memory with redundancy data buffered in remote buffer circuits |
US7394690B2 (en) | 2006-03-24 | 2008-07-01 | Sandisk Corporation | Method for column redundancy using data latches in solid-state memories |
US7352635B2 (en) | 2006-03-24 | 2008-04-01 | Sandisk Corporation | Method for remote redundancy for non-volatile memory |
US7567466B2 (en) | 2006-03-24 | 2009-07-28 | Sandisk Corporation | Non-volatile memory with redundancy data buffered in remote buffer circuits |
US20080137419A1 (en) * | 2006-03-24 | 2008-06-12 | Raul-Adrian Cernea | Non-Volatile Memory With Redundancy Data Buffered in Remote Buffer Circuits |
WO2007131062A2 (en) | 2006-05-05 | 2007-11-15 | Sandisk Corporation | Non-volatile memory with background data latch caching during read operations and methods therefor |
US7342831B2 (en) | 2006-06-16 | 2008-03-11 | Sandisk Corporation | System for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
US20080094930A1 (en) * | 2006-06-16 | 2008-04-24 | Nima Mokhlesi | Temperature compensation of select gates in non-volatile memory |
US7463528B2 (en) | 2006-06-16 | 2008-12-09 | Sandisk Corporation | Temperature compensation of select gates in non-volatile memory |
US20070291566A1 (en) * | 2006-06-16 | 2007-12-20 | Nima Mokhlesi | Method for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
US20070291567A1 (en) * | 2006-06-16 | 2007-12-20 | Nima Mokhlesi | System for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
US20080094908A1 (en) * | 2006-06-16 | 2008-04-24 | Nima Mokhlesi | Temperature compensation of voltages of unselected word lines in non-volatile memory based on word line position |
US7460407B2 (en) | 2006-06-16 | 2008-12-02 | Sandisk Corporation | Temperature compensation of voltages of unselected word lines in non-volatile memory based on word line position |
US7391650B2 (en) | 2006-06-16 | 2008-06-24 | Sandisk Corporation | Method for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
US20070291545A1 (en) * | 2006-06-19 | 2007-12-20 | Nima Mokhlesi | System for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines |
US20080130370A1 (en) * | 2006-06-19 | 2008-06-05 | Nima Mokhlesi | Method for increasing programming speed for non-volatile memory by applying direct-transitioning waveforms to word lines |
US7492633B2 (en) | 2006-06-19 | 2009-02-17 | Sandisk Corporation | System for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines |
US20070291543A1 (en) * | 2006-06-19 | 2007-12-20 | Nima Mokhlesi | Method for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines |
US7349261B2 (en) | 2006-06-19 | 2008-03-25 | Sandisk Corporation | Method for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines |
US7468921B2 (en) | 2006-06-19 | 2008-12-23 | Sandisk Corporation | Method for increasing programming speed for non-volatile memory by applying direct-transitioning waveforms to word lines |
US20070297245A1 (en) * | 2006-06-22 | 2007-12-27 | Nima Mokhlesi | System for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US7486561B2 (en) | 2006-06-22 | 2009-02-03 | Sandisk Corporation | Method for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US7489549B2 (en) | 2006-06-22 | 2009-02-10 | Sandisk Corporation | System for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US20070297226A1 (en) * | 2006-06-22 | 2007-12-27 | Nima Mokhlesi | Method for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US7633802B2 (en) | 2006-06-22 | 2009-12-15 | Sandisk Corporation | Non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US20070297247A1 (en) * | 2006-06-26 | 2007-12-27 | Gerrit Jan Hemink | Method for programming non-volatile memory using variable amplitude programming pulses |
US7480179B2 (en) | 2006-07-20 | 2009-01-20 | Sandisk Corporation | System that compensates for coupling during programming |
US20080019174A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Method for configuring compensation |
US8284606B2 (en) | 2006-07-20 | 2012-10-09 | Sandisk Technologies Inc. | Compensating for coupling during programming |
US7616480B2 (en) | 2006-07-20 | 2009-11-10 | Sandisk Corp | System that compensates for coupling based on sensing a neighbor using coupling |
US7443729B2 (en) | 2006-07-20 | 2008-10-28 | Sandisk Corporation | System that compensates for coupling based on sensing a neighbor using coupling |
US7630248B2 (en) | 2006-07-20 | 2009-12-08 | Sandisk Corporation | System that compensates for coupling during programming |
US7894269B2 (en) | 2006-07-20 | 2011-02-22 | Sandisk Corporation | Nonvolatile memory and method for compensating during programming for perturbing charges of neighboring cells |
US7885119B2 (en) | 2006-07-20 | 2011-02-08 | Sandisk Corporation | Compensating for coupling during programming |
US7495953B2 (en) | 2006-07-20 | 2009-02-24 | Sandisk Corporation | System for configuring compensation |
US7602647B2 (en) | 2006-07-20 | 2009-10-13 | Sandisk Corporation | System that compensates for coupling based on sensing a neighbor using coupling |
US20080019188A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Nonvolatile Memory and Method for Compensating During Programming for Perturbing Charges of Neighboring Cells |
US7400535B2 (en) | 2006-07-20 | 2008-07-15 | Sandisk Corporation | System that compensates for coupling during programming |
US20080019186A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | System that compensates for coupling during programming |
US20080019185A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Compensating for coupling during programming |
US8400839B2 (en) | 2006-07-20 | 2013-03-19 | Sandisk Corporation | Nonvolatile memory and method for compensating during programming for perturbing charges of neighboring cells |
US8411507B2 (en) | 2006-07-20 | 2013-04-02 | Sandisk Technologies Inc. | Compensating for coupling during programming |
US20080019193A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | Compensating for coupling based on sensing a neighbor using coupling |
US20080019175A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | System that compensates for coupling based on sensing a neighbor using coupling |
US7522454B2 (en) | 2006-07-20 | 2009-04-21 | Sandisk Corporation | Compensating for coupling based on sensing a neighbor using coupling |
US20110141818A1 (en) * | 2006-07-20 | 2011-06-16 | Yan Li | Nonvolatile Memory and Method for Compensating During Programming for Perturbing Charges of Neighboring Cells |
US20080019173A1 (en) * | 2006-07-20 | 2008-01-24 | Yan Li | System for configuring compensation |
US7506113B2 (en) | 2006-07-20 | 2009-03-17 | Sandisk Corporation | Method for configuring compensation |
US7969778B2 (en) | 2006-07-20 | 2011-06-28 | Sandisk Corporation | System that compensates for coupling based on sensing a neighbor using coupling |
US20080065813A1 (en) * | 2006-09-08 | 2008-03-13 | Yan Li | Methods in a pseudo random and command driven bit compensation for the cycling effects in flash memory |
US7734861B2 (en) | 2006-09-08 | 2010-06-08 | Sandisk Corporation | Pseudo random and command driven bit compensation for the cycling effects in flash memory |
US7606966B2 (en) | 2006-09-08 | 2009-10-20 | Sandisk Corporation | Methods in a pseudo random and command driven bit compensation for the cycling effects in flash memory |
US20080079052A1 (en) * | 2006-09-28 | 2008-04-03 | Fumitoshi Ito | Non-volatile memory with local boosting control implant |
US20080081419A1 (en) * | 2006-09-28 | 2008-04-03 | Fumitoshi Ito | Providing local boosting control implant for non-volatile memory |
US7705387B2 (en) | 2006-09-28 | 2010-04-27 | Sandisk Corporation | Non-volatile memory with local boosting control implant |
US7977186B2 (en) | 2006-09-28 | 2011-07-12 | Sandisk Corporation | Providing local boosting control implant for non-volatile memory |
US20080089128A1 (en) * | 2006-10-17 | 2008-04-17 | Nima Mokhlesi | Programming non-volatile memory with dual voltage select gate structure |
US7616490B2 (en) | 2006-10-17 | 2009-11-10 | Sandisk Corporation | Programming non-volatile memory with dual voltage select gate structure |
US7691710B2 (en) | 2006-10-17 | 2010-04-06 | Sandisk Corporation | Fabricating non-volatile memory with dual voltage select gate structure |
US7586157B2 (en) | 2006-10-17 | 2009-09-08 | Sandisk Corporation | Non-volatile memory with dual voltage select gate structure |
US20080090351A1 (en) * | 2006-10-17 | 2008-04-17 | Nima Mokhlesi | Fabricating non-volatile memory with dual voltage select gate structure |
US20080089127A1 (en) * | 2006-10-17 | 2008-04-17 | Nima Mokhlesi | Non-volatile memory with dual voltage select gate structure |
US20080123426A1 (en) * | 2006-11-02 | 2008-05-29 | Lutze Jeffrey W | Non-volatile memory using multiple boosting modes for reduced program disturb |
US7440323B2 (en) | 2006-11-02 | 2008-10-21 | Sandisk Corporation | Reducing program disturb in non-volatile memory using multiple boosting modes |
US20080123425A1 (en) * | 2006-11-02 | 2008-05-29 | Lutze Jeffrey W | Reducing program disturb in non-volatile memory using multiple boosting modes |
US20090010065A1 (en) * | 2006-11-02 | 2009-01-08 | Lutze Jeffrey W | Non-volatile memory using multiple boosting modes for reduced program disturb |
US7468911B2 (en) | 2006-11-02 | 2008-12-23 | Sandisk Corporation | Non-volatile memory using multiple boosting modes for reduced program disturb |
US7796430B2 (en) | 2006-11-02 | 2010-09-14 | Sandisk Corporation | Non-volatile memory using multiple boosting modes for reduced program disturb |
US20080113479A1 (en) * | 2006-11-13 | 2008-05-15 | Nima Mokhlesi | Fabricating non-volatile memory with boost structures |
US20080112230A1 (en) * | 2006-11-13 | 2008-05-15 | Nima Mokhlesi | Operating non-volatile memory with boost structures |
US7508703B2 (en) | 2006-11-13 | 2009-03-24 | Sandisk Corporation | Non-volatile memory with boost structures |
US8179723B2 (en) | 2006-11-13 | 2012-05-15 | Sandisk Technologies Inc. | Non-volatile memory with boost structures |
US7508710B2 (en) | 2006-11-13 | 2009-03-24 | Sandisk Corporation | Operating non-volatile memory with boost structures |
US20100157678A1 (en) * | 2006-11-13 | 2010-06-24 | Nima Mokhlesi | Non-volatile memory with boost structures |
US20080112226A1 (en) * | 2006-11-13 | 2008-05-15 | Nima Mokhlesi | Non-volatile memory with boost structures |
US7696035B2 (en) | 2006-11-13 | 2010-04-13 | Sandisk Corporation | Method for fabricating non-volatile memory with boost structures |
US7623386B2 (en) | 2006-12-12 | 2009-11-24 | Sandisk Corporation | Reducing program disturb in non-volatile storage using early source-side boosting |
US20080137426A1 (en) * | 2006-12-12 | 2008-06-12 | Yingda Dong | Non-volatile storage with early source-side boosting for reducing program disturb |
US7623387B2 (en) | 2006-12-12 | 2009-11-24 | Sandisk Corporation | Non-volatile storage with early source-side boosting for reducing program disturb |
US20080137425A1 (en) * | 2006-12-12 | 2008-06-12 | Yingda Dong | Reducing program disturb in non-volatile storage using early source-side boosting |
US7583535B2 (en) | 2006-12-30 | 2009-09-01 | Sandisk Corporation | Biasing non-volatile storage to compensate for temperature variations |
US20080159007A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Non-volatile storage with bias based on selected word line |
US20080158970A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Biasing non-volatile storage to compensate for temperature variations |
USRE46498E1 (en) | 2006-12-30 | 2017-08-01 | Sandisk Technologies Llc | Reducing energy consumption when applying body bias to substrate having sets of NAND strings |
US20090097319A1 (en) * | 2006-12-30 | 2009-04-16 | Deepak Chandra Sekar | Applying adaptive body bias to non-volatile storage based on number of programming cycles |
US7751244B2 (en) | 2006-12-30 | 2010-07-06 | Sandisk Corporation | Applying adaptive body bias to non-volatile storage based on number of programming cycles |
US7583539B2 (en) | 2006-12-30 | 2009-09-01 | Sandisk Corporation | Non-volatile storage with bias for temperature compensation |
US20100195398A1 (en) * | 2006-12-30 | 2010-08-05 | Deepak Chandra Sekar | Applying different body bias to different substrate portions for non-volatile storage |
US7468919B2 (en) | 2006-12-30 | 2008-12-23 | Sandisk Corporation | Biasing non-volatile storage based on selected word line |
US7468920B2 (en) | 2006-12-30 | 2008-12-23 | Sandisk Corporation | Applying adaptive body bias to non-volatile storage |
US8164957B2 (en) | 2006-12-30 | 2012-04-24 | Sandisk Technologies Inc. | Reducing energy consumption when applying body bias to substrate having sets of nand strings |
US8000146B2 (en) | 2006-12-30 | 2011-08-16 | Sandisk Technologies Inc. | Applying different body bias to different substrate portions for non-volatile storage |
US20080158960A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Applying adaptive body bias to non-volatile storage |
US20080158976A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Biasing non-volatile storage based on selected word line |
US7525843B2 (en) | 2006-12-30 | 2009-04-28 | Sandisk Corporation | Non-volatile storage with adaptive body bias |
US20080158975A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Non-volatile storage with bias for temperature compensation |
US7554853B2 (en) | 2006-12-30 | 2009-06-30 | Sandisk Corporation | Non-volatile storage with bias based on selective word line |
US20080158992A1 (en) * | 2006-12-30 | 2008-07-03 | Deepak Chandra Sekar | Non-volatile storage with adaptive body bias |
US7660166B2 (en) | 2007-01-31 | 2010-02-09 | Sandisk Il Ltd. | Method of improving programming precision in flash memory |
US20080180996A1 (en) * | 2007-01-31 | 2008-07-31 | Sandisk Il Ltd. | Flash Memory With Improved Programming Precision |
US7679965B2 (en) | 2007-01-31 | 2010-03-16 | Sandisk Il Ltd | Flash memory with improved programming precision |
EP2348511A1 (en) | 2007-02-20 | 2011-07-27 | SanDisk Corporation | Variable program for non-volatile storage |
EP2458592A2 (en) | 2007-02-20 | 2012-05-30 | SanDisk Technologies, Inc. | Multiple pass write sequence for non-volatile storage |
US7502255B2 (en) | 2007-03-07 | 2009-03-10 | Sandisk Corporation | Method for cache page copy in a non-volatile memory |
US7499320B2 (en) | 2007-03-07 | 2009-03-03 | Sandisk Corporation | Non-volatile memory with cache page copy |
US20080219057A1 (en) * | 2007-03-07 | 2008-09-11 | Yan Li | Non-Volatile Memory With Cache Page Copy |
US20080219059A1 (en) * | 2007-03-07 | 2008-09-11 | Yan Li | Method for Cache Page Copy in a Non-Volatile Memory |
US7797480B2 (en) | 2007-03-29 | 2010-09-14 | Sandisk Corporation | Method for reading non-volatile storage using pre-conditioning waveforms and modified reliability metrics |
US8966350B2 (en) | 2007-03-29 | 2015-02-24 | Sandisk Technologies Inc. | Providing reliability metrics for decoding data in non-volatile storage |
US8468424B2 (en) | 2007-03-29 | 2013-06-18 | Sandisk Technologies Inc. | Method for decoding data in non-volatile storage using reliability metrics based on multiple reads |
US7904793B2 (en) | 2007-03-29 | 2011-03-08 | Sandisk Corporation | Method for decoding data in non-volatile storage using reliability metrics based on multiple reads |
US20080250300A1 (en) * | 2007-03-29 | 2008-10-09 | Nima Mokhlesi | Method for decoding data in non-volatile storage using reliability metrics based on multiple reads |
US20080244162A1 (en) * | 2007-03-29 | 2008-10-02 | Nima Mokhlesi | Method for reading non-volatile storage using pre-conditioning waveforms and modified reliability metrics |
US20110131473A1 (en) * | 2007-03-29 | 2011-06-02 | Sandisk Corporation | Method For Decoding Data In Non-Volatile Storage Using Reliability Metrics Based On Multiple Reads |
US20080247253A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Non-volatile storage with temperature compensation for bit line during sense operations |
US20080247239A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Method for current sensing with biasing of source and p-well in non-volatile storage |
US20080247254A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Method for temperature compensating bit line during sense operations in non-volatile storage |
US7489554B2 (en) | 2007-04-05 | 2009-02-10 | Sandisk Corporation | Method for current sensing with biasing of source and P-well in non-volatile storage |
US20080247241A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Sensing in non-volatile storage using pulldown to regulated source voltage to remove system noise |
US20080247229A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | NON-VOLATILE STORAGE USING CURRENT SENSING WITH BIASING OF SOURCE AND P-Well |
US20080247238A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Method for sensing negative threshold voltages in non-volatile storage using current sensing |
US7606076B2 (en) | 2007-04-05 | 2009-10-20 | Sandisk Corporation | Sensing in non-volatile storage using pulldown to regulated source voltage to remove system noise |
US7447079B2 (en) | 2007-04-05 | 2008-11-04 | Sandisk Corporation | Method for sensing negative threshold voltages in non-volatile storage using current sensing |
US7532516B2 (en) | 2007-04-05 | 2009-05-12 | Sandisk Corporation | Non-volatile storage with current sensing of negative threshold voltages |
US20080247228A1 (en) * | 2007-04-05 | 2008-10-09 | Hao Thai Nguyen | Non-volatile storage with current sensing of negative threshold voltages |
US7539060B2 (en) | 2007-04-05 | 2009-05-26 | Sandisk Corporation | Non-volatile storage using current sensing with biasing of source and P-Well |
US7965562B2 (en) | 2007-04-10 | 2011-06-21 | Sandisk Corporation | Predictive programming in non-volatile memory |
US20100097857A1 (en) * | 2007-04-10 | 2010-04-22 | Raul-Adrian Cernea | Predictive Programming in Non-Volatile Memory |
US7606071B2 (en) | 2007-04-24 | 2009-10-20 | Sandisk Corporation | Compensating source voltage drop in non-volatile storage |
US20080266964A1 (en) * | 2007-04-24 | 2008-10-30 | Deepak Chandra Sekar | Non-volatile storage with compensation for source voltage drop |
US20080266963A1 (en) * | 2007-04-24 | 2008-10-30 | Deepak Chandra Sekar | Compensating source voltage drop in non-volatile storage |
US7606072B2 (en) | 2007-04-24 | 2009-10-20 | Sandisk Corporation | Non-volatile storage with compensation for source voltage drop |
US20080266975A1 (en) * | 2007-04-25 | 2008-10-30 | Deepak Chandra Sekar | Non-volatile storage with reduced power consumption during read operations |
US20080266973A1 (en) * | 2007-04-25 | 2008-10-30 | Deepak Chandra Sekar | Reducing power consumption during read operations in non-volatile storage |
US7440327B1 (en) | 2007-04-25 | 2008-10-21 | Sandisk Corporation | Non-volatile storage with reduced power consumption during read operations |
US7606079B2 (en) | 2007-04-25 | 2009-10-20 | Sandisk Corporation | Reducing power consumption during read operations in non-volatile storage |
US7460404B1 (en) | 2007-05-07 | 2008-12-02 | Sandisk Corporation | Boosting for non-volatile storage using channel isolation switching |
US7463522B2 (en) | 2007-05-07 | 2008-12-09 | Sandisk Corporation | Non-volatile storage with boosting using channel isolation switching |
US20080278999A1 (en) * | 2007-05-07 | 2008-11-13 | Yingda Dong | Source and drain side early boosting using local self boosting for non-volatile storage |
US20080279007A1 (en) * | 2007-05-07 | 2008-11-13 | Yingda Dong | Boosting for non-volatile storage using channel isolation switching |
US20080279008A1 (en) * | 2007-05-07 | 2008-11-13 | Yingda Dong | Non-volatile storage with boosting using channel isolation switching |
US7577026B2 (en) | 2007-05-07 | 2009-08-18 | Sandisk Corporation | Source and drain side early boosting using local self boosting for non-volatile storage |
US20080285351A1 (en) * | 2007-05-14 | 2008-11-20 | Mark Shlick | Measuring threshold voltage distribution in memory using an aggregate characteristic |
EP1993101A2 (en) | 2007-05-14 | 2008-11-19 | SanDisk IL Ltd. | Measuring threshold voltage distribution in memory using an aggregate characteristic |
US8073648B2 (en) | 2007-05-14 | 2011-12-06 | Sandisk Il Ltd. | Measuring threshold voltage distribution in memory using an aggregate characteristic |
US7471567B1 (en) | 2007-06-29 | 2008-12-30 | Sandisk Corporation | Method for source bias all bit line sensing in non-volatile storage |
US7545678B2 (en) | 2007-06-29 | 2009-06-09 | Sandisk Corporation | Non-volatile storage with source bias all bit line sensing |
US20090003069A1 (en) * | 2007-06-29 | 2009-01-01 | Seungpil Lee | Non-volatile storage with source bias all bit line sensing |
US20090003068A1 (en) * | 2007-06-29 | 2009-01-01 | Seungpil Lee | Method for source bias all bit line sensing in non-volatile storage |
US7885112B2 (en) | 2007-09-07 | 2011-02-08 | Sandisk Corporation | Nonvolatile memory and method for on-chip pseudo-randomization of data within a page and between pages |
US20090067244A1 (en) * | 2007-09-07 | 2009-03-12 | Yan Li | Nonvolatile memory and method for on-chip pseudo-randomization of data within a page and between pages |
TWI501247B (en) * | 2007-09-17 | 2015-09-21 | Sandisk Technologies Inc | Non-volatile memory and method for biasing adjacent word line for verify during programming |
US7652929B2 (en) | 2007-09-17 | 2010-01-26 | Sandisk Corporation | Non-volatile memory and method for biasing adjacent word line for verify during programming |
US20090080263A1 (en) * | 2007-09-26 | 2009-03-26 | Dana Lee | Reducing programming voltage differential nonlinearity in non-volatile storage |
US7577034B2 (en) | 2007-09-26 | 2009-08-18 | Sandisk Corporation | Reducing programming voltage differential nonlinearity in non-volatile storage |
US20090135646A1 (en) * | 2007-11-26 | 2009-05-28 | Mark Murin | Operation sequence and commands for measuring threshold voltage distribution in memory |
US7613045B2 (en) | 2007-11-26 | 2009-11-03 | Sandisk Il, Ltd. | Operation sequence and commands for measuring threshold voltage distribution in memory |
US7688638B2 (en) | 2007-12-07 | 2010-03-30 | Sandisk Corporation | Faster programming of multi-level non-volatile storage through reduced verify operations |
US20090147573A1 (en) * | 2007-12-07 | 2009-06-11 | Gerrit Jan Hemink | Faster programming of multi-level non-volatile storage through reduced verify operations |
TWI505286B (en) * | 2007-12-28 | 2015-10-21 | Sandisk Technologies Inc | Low noise sense amplifier array and method for nonvolatile memory |
US8300472B2 (en) | 2007-12-28 | 2012-10-30 | Sandisk Technologies Inc. | Low noise sense amplifier array and method for nonvolatile memory |
US20100008148A1 (en) * | 2007-12-28 | 2010-01-14 | Hao Thai Nguyen | Low Noise Sense Amplifier Array and Method for Nonvolatile Memory |
US7978526B2 (en) | 2007-12-28 | 2011-07-12 | Sandisk Corporation | Low noise sense amplifier array and method for nonvolatile memory |
US7593265B2 (en) | 2007-12-28 | 2009-09-22 | Sandisk Corporation | Low noise sense amplifier array and method for nonvolatile memory |
US7915664B2 (en) | 2008-04-17 | 2011-03-29 | Sandisk Corporation | Non-volatile memory with sidewall channels and raised source/drain regions |
US20090261398A1 (en) * | 2008-04-17 | 2009-10-22 | Henry Chien | Non-volatile memory with sidewall channels and raised source/drain regions |
US20090282184A1 (en) * | 2008-05-09 | 2009-11-12 | Deepanshu Dutta | Compensating non-volatile storage using different pass voltages during program-verify and read |
US8051240B2 (en) | 2008-05-09 | 2011-11-01 | Sandisk Technologies Inc. | Compensating non-volatile storage using different pass voltages during program-verify and read |
US7719902B2 (en) | 2008-05-23 | 2010-05-18 | Sandisk Corporation | Enhanced bit-line pre-charge scheme for increasing channel boosting in non-volatile storage |
US20090290429A1 (en) * | 2008-05-23 | 2009-11-26 | Yingda Dong | Enhanced bit-line pre-charge scheme for increasing channel boosting in non-volatile storage |
US7957197B2 (en) | 2008-05-28 | 2011-06-07 | Sandisk Corporation | Nonvolatile memory with a current sense amplifier having a precharge circuit and a transfer gate coupled to a sense node |
US8169831B2 (en) | 2008-05-28 | 2012-05-01 | Sandisk Technologies Inc. | High speed sense amplifier array and method for non-volatile memory |
US20110205804A1 (en) * | 2008-05-28 | 2011-08-25 | Hao Thai Nguyen | High Speed Sense Amplifier Array and Method for Non-Volatile Memory |
US8300458B2 (en) | 2008-06-12 | 2012-10-30 | Sandisk Technologies Inc. | Nonvolatile memory with correlated multiple pass programming |
US7800945B2 (en) | 2008-06-12 | 2010-09-21 | Sandisk Corporation | Method for index programming and reduced verify in nonvolatile memory |
US8045378B2 (en) | 2008-06-12 | 2011-10-25 | Sandisk Technologies Inc. | Nonvolatile memory with correlated multiple pass programming |
US7796435B2 (en) | 2008-06-12 | 2010-09-14 | Sandisk Corporation | Method for correlated multiple pass programming in nonvolatile memory |
US20090310420A1 (en) * | 2008-06-12 | 2009-12-17 | Raul-Adrian Cernea | Method for Correlated Multiple Pass Programming in Nonvolatile Memory |
US7826271B2 (en) | 2008-06-12 | 2010-11-02 | Sandisk Corporation | Nonvolatile memory with index programming and reduced verify |
US7813172B2 (en) | 2008-06-12 | 2010-10-12 | Sandisk Corporation | Nonvolatile memory with correlated multiple pass programming |
US20090323429A1 (en) * | 2008-06-27 | 2009-12-31 | Dana Lee | Programming algorithm to reduce disturb with minimal extra time penalty |
US7800956B2 (en) | 2008-06-27 | 2010-09-21 | Sandisk Corporation | Programming algorithm to reduce disturb with minimal extra time penalty |
US20100046297A1 (en) * | 2008-08-25 | 2010-02-25 | Raul-Adrian Cernea | Non-volatile memory and method for ramp-down programming |
US7715235B2 (en) | 2008-08-25 | 2010-05-11 | Sandisk Corporation | Non-volatile memory and method for ramp-down programming |
WO2010030692A2 (en) | 2008-09-11 | 2010-03-18 | Sandisk Corporation | Multi-pass programming for memory with reduced data storage requirement |
US7755946B2 (en) | 2008-09-19 | 2010-07-13 | Sandisk Corporation | Data state-based temperature compensation during sensing in non-volatile memory |
US20100074014A1 (en) * | 2008-09-19 | 2010-03-25 | Dunga Mohan V | Data state-based temperature compensation during sensing in non-volatile memory |
US7768836B2 (en) | 2008-10-10 | 2010-08-03 | Sandisk Corporation | Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits |
US20100091568A1 (en) * | 2008-10-10 | 2010-04-15 | Yan Li | Nonvolatile Memory and Method With Reduced Program Verify by Ignoring Fastest and/or Slowest Programming Bits |
US8228741B2 (en) | 2008-10-10 | 2012-07-24 | Sandisk Technologies Inc. | Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits |
US20110134703A1 (en) * | 2008-10-10 | 2011-06-09 | Yan Li | Nonvolatile Memory and Method With Reduced Program Verify by Ignoring Fastest And/Or Slowest Programming Bits |
US7894273B2 (en) | 2008-10-10 | 2011-02-22 | Sandisk Corporation | Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits |
US20100091573A1 (en) * | 2008-10-10 | 2010-04-15 | Yan Li | Nonvolatile Memory And Method With Reduced Program Verify By Ignoring Fastest And/Or Slowest Programming Bits |
US20100103733A1 (en) * | 2008-10-24 | 2010-04-29 | Gerrit Jan Hemink | Programming non-volatile memory with variable initial programming pulse |
US8045375B2 (en) | 2008-10-24 | 2011-10-25 | Sandisk Technologies Inc. | Programming non-volatile memory with high resolution variable initial programming pulse |
US20100103734A1 (en) * | 2008-10-24 | 2010-04-29 | Gerrit Jan Hemink | Programming non-volatile memory with high resolution variable initial programming pulse |
US8223554B2 (en) | 2008-10-24 | 2012-07-17 | Sandisk Technologies Inc. | Programming non-volatile memory with high resolution variable initial programming pulse |
US8295085B2 (en) | 2008-10-24 | 2012-10-23 | Sandisk Technologies Inc. | Programming non-volatile memory with high resolution variable initial programming pulse |
US8254177B2 (en) | 2008-10-24 | 2012-08-28 | Sandisk Technologies Inc. | Programming non-volatile memory with variable initial programming pulse |
US8422302B2 (en) | 2008-10-24 | 2013-04-16 | Sandisk Technologies Inc. | Programming non-volatile memory with variable initial programming pulse |
WO2010077965A1 (en) | 2008-12-31 | 2010-07-08 | Sandisk Corporation | Non-volatile memory and method for sensing with pipelined corrections for neighboring perturbations |
US7813181B2 (en) | 2008-12-31 | 2010-10-12 | Sandisk Corporation | Non-volatile memory and method for sensing with pipelined corrections for neighboring perturbations |
WO2010077846A1 (en) | 2008-12-31 | 2010-07-08 | Sandisk Corporation | Non-volatile memory and method with continuous scanning time-domain sensing |
US7944754B2 (en) | 2008-12-31 | 2011-05-17 | Sandisk Corporation | Non-volatile memory and method with continuous scanning time-domain sensing |
WO2010080674A1 (en) | 2009-01-06 | 2010-07-15 | Sandisk Corporation | Sensing circuit and method with reduced susceptibility to spatial and temperature variations |
US8120964B2 (en) * | 2009-02-26 | 2012-02-21 | Hynix Semiconductor Inc. | Nonvolatile memory device and method of operating the same |
CN101819818A (en) * | 2009-02-26 | 2010-09-01 | 海力士半导体有限公司 | Nonvolatile memory device and method of operating the same |
US20100214848A1 (en) * | 2009-02-26 | 2010-08-26 | Sung Hoon Ahn | Nonvolatile memory device and method of operating the same |
WO2010114682A1 (en) | 2009-03-30 | 2010-10-07 | Sandisk Corporation | Fabricating and operating a memory array having a multi-level cell region and a single-level cell region |
WO2010117807A2 (en) | 2009-04-09 | 2010-10-14 | Sandisk Corporation | Two pass erase for non-volatile storage |
US8228729B2 (en) | 2009-06-05 | 2012-07-24 | Sandisk Technologies Inc. | Structure and method for shuffling data within non-volatile memory devices |
WO2010151428A1 (en) | 2009-06-26 | 2010-12-29 | Sandisk Corporation | Detecting the completion of programming for non-volatile storage |
WO2011011525A1 (en) | 2009-07-21 | 2011-01-27 | Sandisk Corporation | Method of forming nanostructure-based nand flash cells and the periphery circuits thereof |
WO2011022386A1 (en) | 2009-08-19 | 2011-02-24 | Sandisk Corporation | Selective memory cell program and erase |
WO2011031660A2 (en) | 2009-09-11 | 2011-03-17 | Sandisk Corporation | Identifying at-risk data in non-volatile storage |
WO2011062917A1 (en) | 2009-11-20 | 2011-05-26 | Sandisk Corporation | Data coding for improved ecc eddiciency in a nonvolatile storage system |
WO2011081910A1 (en) | 2009-12-15 | 2011-07-07 | Sandisk Corporation | Programming non-volatile storage with fast bit detection and verify skip |
US8725935B2 (en) | 2009-12-18 | 2014-05-13 | Sandisk Technologies Inc. | Balanced performance for on-chip folding of non-volatile memories |
US8107298B2 (en) | 2010-01-29 | 2012-01-31 | Sandisk Technologies Inc. | Non-volatile memory with fast binary programming and reduced power consumption |
US20110188317A1 (en) * | 2010-01-29 | 2011-08-04 | Mui Man L | Non-volatile memory with fast binary programming and reduced power consumption |
WO2011103013A1 (en) | 2010-02-19 | 2011-08-25 | Sandisk Corporation | Non-volatile storage with temperature compensation based on neighbor state information |
US20110228615A1 (en) * | 2010-03-19 | 2011-09-22 | Hitoshi Shiga | Semiconductor memory device |
WO2011119500A1 (en) | 2010-03-25 | 2011-09-29 | Sandisk Il Ltd. | Simultaneous multi-state read or verify in non-volatile storage |
WO2011133404A1 (en) | 2010-04-18 | 2011-10-27 | Sandisk Corporation | Programming non-volatile storage includng reducing impact from other memory cells |
WO2011140057A1 (en) | 2010-05-04 | 2011-11-10 | Sandisk Corporation | Mitigating channel coupling effects during sensing of non-volatile storage elements |
WO2011149823A1 (en) | 2010-05-24 | 2011-12-01 | SanDisk Technologies, Inc. | Programming non-volatile storage with synchronized coupling |
WO2011156695A1 (en) | 2010-06-11 | 2011-12-15 | Sandiskm Technologies, Inc. | Air gap isolation between the bit lines of a non-volatile memory and methods of manufacturing the same |
WO2011160011A1 (en) | 2010-06-19 | 2011-12-22 | SanDisk Technologies, Inc. | Isolation between nonvolatile memory cells by means of low- dielectric- constant dielectrics and air gaps and corresponding manufacturing method |
WO2011160001A1 (en) | 2010-06-19 | 2011-12-22 | SanDisk Technologies, Inc. | Non-volatile memory comprising bit line air gaps and word line air gaps and corresponding manufacturing method |
US8432732B2 (en) | 2010-07-09 | 2013-04-30 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays |
WO2012006160A1 (en) | 2010-07-09 | 2012-01-12 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays: current based approach |
US8305807B2 (en) | 2010-07-09 | 2012-11-06 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
WO2012005993A1 (en) | 2010-07-09 | 2012-01-12 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
WO2012009266A1 (en) | 2010-07-13 | 2012-01-19 | SanDisk Technologies, Inc. | Fast random access to non-volatile storage |
US8374031B2 (en) | 2010-09-29 | 2013-02-12 | SanDisk Technologies, Inc. | Techniques for the fast settling of word lines in NAND flash memory |
WO2012044413A1 (en) | 2010-09-29 | 2012-04-05 | Sandisk Technologies Inc. | Techniques for the fast settling of word lines in nand flash memory |
US8374023B2 (en) | 2010-09-30 | 2013-02-12 | SK Hynix Inc. | Semiconductor memory apparatus |
WO2012067739A1 (en) | 2010-11-16 | 2012-05-24 | SanDisk Technologies, Inc. | Word line kicking voltage when sensing non-volatile storage cell |
WO2012082873A1 (en) | 2010-12-15 | 2012-06-21 | Sandisk Technologies Inc. | Auxiliary interface for non-volatile memory system |
US8472280B2 (en) | 2010-12-21 | 2013-06-25 | Sandisk Technologies Inc. | Alternate page by page programming scheme |
WO2012097153A1 (en) | 2011-01-12 | 2012-07-19 | SanDisk Technologies, Inc. | Method of manufacturing air gap isolation in high-density non-volatile memory |
WO2012122188A1 (en) | 2011-03-08 | 2012-09-13 | SanDisk Technologies, Inc. | Non-volatile storage element comprising a floating gate with a pn junction and method of forming the same |
WO2012129032A1 (en) | 2011-03-22 | 2012-09-27 | SanDisk Technologies, Inc. | P-/metal floating gate non-volatile storage element |
US9342446B2 (en) | 2011-03-29 | 2016-05-17 | SanDisk Technologies, Inc. | Non-volatile memory system allowing reverse eviction of data updates to non-volatile binary cache |
WO2012134842A1 (en) | 2011-03-31 | 2012-10-04 | SanDisk Technologies, Inc. | Reducing neighbor read disturb |
WO2012151107A1 (en) | 2011-05-05 | 2012-11-08 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8379454B2 (en) | 2011-05-05 | 2013-02-19 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
WO2012158341A1 (en) | 2011-05-17 | 2012-11-22 | Sandisk Technologies Inc. | Non-volatile memory and method with improved data scrambling |
US8843693B2 (en) | 2011-05-17 | 2014-09-23 | SanDisk Technologies, Inc. | Non-volatile memory and method with improved data scrambling |
WO2012170282A1 (en) | 2011-06-07 | 2012-12-13 | SanDisk Technologies, Inc. | Intelligent shifting of read pass voltages for non-volatile storage |
US8432740B2 (en) | 2011-07-21 | 2013-04-30 | Sandisk Technologies Inc. | Program algorithm with staircase waveform decomposed into multiple passes |
WO2013012567A1 (en) | 2011-07-21 | 2013-01-24 | Sandisk Technologies Inc. | Program algorithm with staircase waveform decomposed into multiple passes |
US8873288B2 (en) | 2011-07-28 | 2014-10-28 | Sandisk Technologies Inc. | Simultaneous sensing of multiple wordlines and detection of NAND failures |
US8775901B2 (en) | 2011-07-28 | 2014-07-08 | SanDisk Technologies, Inc. | Data recovery for defective word lines during programming of non-volatile memory arrays |
US8750042B2 (en) | 2011-07-28 | 2014-06-10 | Sandisk Technologies Inc. | Combined simultaneous sensing of multiple wordlines in a post-write read (PWR) and detection of NAND failures |
US8726104B2 (en) | 2011-07-28 | 2014-05-13 | Sandisk Technologies Inc. | Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages |
WO2013040145A1 (en) | 2011-09-16 | 2013-03-21 | SanDisk Technologies, Inc. | Substrate bias during program of nand flash non-volatile storage |
WO2013043602A2 (en) | 2011-09-19 | 2013-03-28 | SanDisk Technologies, Inc. | High endurance non-volatile storage |
WO2013043446A1 (en) | 2011-09-21 | 2013-03-28 | SanDisk Technologies, Inc. | On chip dynamic read for non-volatile storage |
US8705293B2 (en) | 2011-10-20 | 2014-04-22 | Sandisk Technologies Inc. | Compact sense amplifier for non-volatile memory suitable for quick pass write |
WO2013058960A2 (en) | 2011-10-20 | 2013-04-25 | Sandisk Technologies Inc. | Compact sense amplifier for non-volatile memory |
US8630120B2 (en) | 2011-10-20 | 2014-01-14 | Sandisk Technologies Inc. | Compact sense amplifier for non-volatile memory |
WO2013062936A1 (en) | 2011-10-26 | 2013-05-02 | SanDisk Technologies, Inc. | Back-biasing word line switch transistors |
WO2013074528A1 (en) | 2011-11-18 | 2013-05-23 | SanDisk Technologies, Inc. | Non-volatile storage with broken word line screen and data recovery |
WO2013095846A1 (en) | 2011-12-21 | 2013-06-27 | SanDisk Technologies, Inc. | Mitigating variations arising from simultaneous multi-state sensing |
US8811075B2 (en) | 2012-01-06 | 2014-08-19 | Sandisk Technologies Inc. | Charge cycling by equalizing and regulating the source, well, and bit line levels during write operations for NAND flash memory: verify to program transition |
WO2013103504A1 (en) | 2012-01-06 | 2013-07-11 | Sandisk Technologies Inc. | Charge cycling by equalizing and regulating the source, well, and bit lines during write operations for nand flash memory |
US8737132B2 (en) | 2012-01-06 | 2014-05-27 | Sandisk Technologies Inc. | Charge cycling by equalizing the source and bit line levels between pulses during no-verify write operations for NAND flash memory |
US8842471B2 (en) | 2012-01-06 | 2014-09-23 | Sandisk Technologies Inc. | Charge cycling by equalizing and regulating the source, well, and bit line levels during write operations for NAND flash memory: program to verify transition |
WO2013126109A1 (en) | 2012-02-23 | 2013-08-29 | SanDisk Technologies, Inc. | Temperature based compensation during verify operations for non-volatile storage |
WO2013130230A1 (en) | 2012-03-02 | 2013-09-06 | Sandisk Technologies Inc. | Saving of data in cases of word-line to word-line short in memory arrays |
WO2013138199A1 (en) | 2012-03-13 | 2013-09-19 | SanDisk Technologies, Inc. | Non-volatile storage with read process that reduces disturb |
US8897085B2 (en) | 2012-03-19 | 2014-11-25 | Sandisk Technologies Inc. | Immunity against temporary and short power drops in non-volatile memory: pausing techniques |
US8817569B2 (en) | 2012-03-19 | 2014-08-26 | Sandisk Technologies Inc. | Immunity against temporary and short power drops in non-volatile memory |
WO2013147938A1 (en) | 2012-03-26 | 2013-10-03 | SanDisk Technologies, Inc. | Selected word line dependent programming voltage |
WO2013147936A1 (en) | 2012-03-26 | 2013-10-03 | SanDisk Technologies, Inc. | Selected word line dependent select gate diffusion region voltage during programnming |
WO2013147937A1 (en) | 2012-03-26 | 2013-10-03 | SanDisk Technologies, Inc. | Selected word line dependent select game voltage during program |
WO2013165774A1 (en) | 2012-05-03 | 2013-11-07 | Sandisk Technologies Inc. | Column redundancy circuitry for non-volatile memory |
US8681548B2 (en) | 2012-05-03 | 2014-03-25 | Sandisk Technologies Inc. | Column redundancy circuitry for non-volatile memory |
WO2013188019A1 (en) | 2012-05-08 | 2013-12-19 | SanDisk Technologies, Inc. | Improved bit line bl isolation scheme during erase operation for non-volatile storage |
US8971141B2 (en) | 2012-06-28 | 2015-03-03 | Sandisk Technologies Inc. | Compact high speed sense amplifier for non-volatile memory and hybrid lockout |
US9558836B2 (en) | 2012-06-28 | 2017-01-31 | Sandisk Technologies Llc | Compact high speed sense amplifier for non-volatile memory with reduced layout area and power consumption |
US9293195B2 (en) | 2012-06-28 | 2016-03-22 | Sandisk Technologies Inc. | Compact high speed sense amplifier for non-volatile memory |
WO2014004095A1 (en) | 2012-06-28 | 2014-01-03 | SanDisk Technologies, Inc. | System to reduce stress on word line select transistor during erase operation |
WO2014011627A1 (en) | 2012-07-11 | 2014-01-16 | SanDisk Technologies, Inc. | Programming method to tighten threshold voltage width with avoiding program disturb |
US8750045B2 (en) | 2012-07-27 | 2014-06-10 | Sandisk Technologies Inc. | Experience count dependent program algorithm for flash memory |
WO2014039164A1 (en) | 2012-09-06 | 2014-03-13 | SanDisk Technologies, Inc. | On chip dynamic read level scan and error detection for non-volatile storage |
US9329986B2 (en) | 2012-09-10 | 2016-05-03 | Sandisk Technologies Inc. | Peak current management in multi-die non-volatile memory devices |
WO2014039459A1 (en) | 2012-09-10 | 2014-03-13 | SanDisk Technologies, Inc. | Non-volatile storage with joint hard bit and soft bit reading |
US9164526B2 (en) | 2012-09-27 | 2015-10-20 | Sandisk Technologies Inc. | Sigma delta over-sampling charge pump analog-to-digital converter |
US9810723B2 (en) | 2012-09-27 | 2017-11-07 | Sandisk Technologies Llc | Charge pump based over-sampling ADC for current detection |
WO2014052163A1 (en) | 2012-09-27 | 2014-04-03 | Sandisk Technologies Inc. | Charge pump based over-sampling adc for current detection |
US8897080B2 (en) | 2012-09-28 | 2014-11-25 | Sandisk Technologies Inc. | Variable rate serial to parallel shift register |
US9076506B2 (en) | 2012-09-28 | 2015-07-07 | Sandisk Technologies Inc. | Variable rate parallel to serial shift register |
US9490035B2 (en) | 2012-09-28 | 2016-11-08 | SanDisk Technologies, Inc. | Centralized variable rate serializer and deserializer for bad column management |
WO2014059176A1 (en) | 2012-10-12 | 2014-04-17 | Sandisk Technologies Inc. | Use of high endurance non-volatile memory for read acceleration |
WO2014071175A1 (en) | 2012-11-02 | 2014-05-08 | SanDisk Technologies, Inc. | Integration of single-level and multi-level flash cells having different tunnel oxide thicknesses |
WO2014088803A1 (en) | 2012-12-06 | 2014-06-12 | SanDisk Technologies, Inc. | Non-volatile storage nand string select gate voltage lowered during programming |
WO2014092943A1 (en) | 2012-12-12 | 2014-06-19 | SanDisk Technologies, Inc. | Air gap isolation in non-volatile memory using sacrificial films |
US9570185B2 (en) | 2013-01-17 | 2017-02-14 | Sandisk Technologies Llc | Dynamic adjustment of read voltage levels based on memory cell threshold voltage distribution |
US9076545B2 (en) | 2013-01-17 | 2015-07-07 | Sandisk Tecnologies Inc. | Dynamic adjustment of read voltage levels based on memory cell threshold voltage distribution |
US9570184B2 (en) | 2013-01-17 | 2017-02-14 | Sandisk Technologies Llc | Dynamic adjustment of read voltage levels based on memory cell threshold voltage distribution |
WO2014116903A1 (en) | 2013-01-25 | 2014-07-31 | Sandisk Technologies Inc | Non-volatile memory programming data preservation |
WO2014116906A1 (en) | 2013-01-25 | 2014-07-31 | Sandisk Technologies Inc. | Recovery of nearby data in programming of non-volatile multi-level multiple memory die |
WO2014120717A2 (en) | 2013-01-30 | 2014-08-07 | Sandisk Technologies Inc. | Bit line current trip point modulation for reading nonvolatile storage elements |
WO2014120943A1 (en) | 2013-01-31 | 2014-08-07 | Sandisk Technologies Inc. | Adaptive initial program voltage for non-volatile memory |
WO2014124324A1 (en) | 2013-02-08 | 2014-08-14 | Sandisk Technologies Inc. | Non-volatile memory including bit line switch transistors formed in a triple-well |
WO2014160619A2 (en) | 2013-03-25 | 2014-10-02 | Sandisk Technologies Inc. | Back bias during program verify of non-volatile storage |
US10497406B2 (en) * | 2013-04-23 | 2019-12-03 | Micron Technology, Inc. | Sequential memory operation without deactivating access line signals |
US10923163B2 (en) | 2013-04-23 | 2021-02-16 | Micron Technology, Inc. | Sequential memory operation without deactivating access line signals |
US11355166B2 (en) | 2013-04-23 | 2022-06-07 | Micron Technology, Inc. | Sequential memory operation without deactivating access line signals |
WO2015112404A1 (en) | 2014-01-24 | 2015-07-30 | Sandisk Technologies Inc. | Non-volatile storage element with suspended charge storage region |
US9337085B2 (en) | 2014-02-12 | 2016-05-10 | Sandisk Technologies Inc. | Air gap formation between bit lines with side protection |
US9330969B2 (en) | 2014-02-12 | 2016-05-03 | Sandisk Technologies Inc. | Air gap formation between bit lines with top protection |
US9595345B2 (en) | 2014-08-07 | 2017-03-14 | Sandisk Technologies Llc | Adaptive selective bit line pre-charge for current savings and fast programming |
US9208895B1 (en) | 2014-08-14 | 2015-12-08 | Sandisk Technologies Inc. | Cell current control through power supply |
US9349468B2 (en) | 2014-08-25 | 2016-05-24 | SanDisk Technologies, Inc. | Operational amplifier methods for charging of sense amplifier internal nodes |
US9324441B1 (en) | 2015-01-20 | 2016-04-26 | Sandisk Technologies Inc. | Fast adaptive trimming of operating parameters for non-volatile memory devices |
CN105810249A (en) * | 2015-01-20 | 2016-07-27 | 桑迪士克科技股份有限公司 | Fast adaptive trimming of operating parameters for non-volatile memory devices |
CN108140407A (en) * | 2015-08-11 | 2018-06-08 | 桑迪士克科技有限责任公司 | For reading the soft bit technology of data storage device |
US10474525B2 (en) * | 2015-08-11 | 2019-11-12 | Sandisk Technologies Llc | Soft bit techniques for a data storage device |
US20170046220A1 (en) * | 2015-08-11 | 2017-02-16 | Sandisk Technologies Inc. | Soft bit techniques for a data storage device |
US9721671B2 (en) | 2015-09-10 | 2017-08-01 | Sandisk Technologies Llc | Memory device which performs verify operations using different sense node pre-charge voltages and a common discharge period |
US10254967B2 (en) | 2016-01-13 | 2019-04-09 | Sandisk Technologies Llc | Data path control for non-volatile memory |
US9698676B1 (en) | 2016-03-11 | 2017-07-04 | Sandisk Technologies Llc | Charge pump based over-sampling with uniform step size for current detection |
US10528267B2 (en) | 2016-11-11 | 2020-01-07 | Sandisk Technologies Llc | Command queue for storage operations |
US10528286B2 (en) | 2016-11-11 | 2020-01-07 | Sandisk Technologies Llc | Interface for non-volatile memory |
US10528255B2 (en) | 2016-11-11 | 2020-01-07 | Sandisk Technologies Llc | Interface for non-volatile memory |
US10114589B2 (en) * | 2016-11-16 | 2018-10-30 | Sandisk Technologies Llc | Command control for multi-core non-volatile memory |
US10134474B1 (en) | 2017-10-20 | 2018-11-20 | Sandisk Technologies Llc | Independent state completion for each plane during flash memory programming |
US10304550B1 (en) | 2017-11-29 | 2019-05-28 | Sandisk Technologies Llc | Sense amplifier with negative threshold sensing for non-volatile memory |
US10643695B1 (en) | 2019-01-10 | 2020-05-05 | Sandisk Technologies Llc | Concurrent multi-state program verify for non-volatile memory |
US11024392B1 (en) | 2019-12-23 | 2021-06-01 | Sandisk Technologies Llc | Sense amplifier for bidirectional sensing of memory cells of a non-volatile memory |
DE102021116040A1 (en) | 2021-03-03 | 2022-09-08 | Sandisk Technologies Llc | PEAK CURRENT AND PROGRAM TIME OPTIMIZATION THROUGH LOOP DEPENDENT TARGET AND TIMING OF THE VOLTAGE RISE |
US11636897B2 (en) | 2021-03-03 | 2023-04-25 | Sandisk Technologies Llc | Peak current and program time optimization through loop dependent voltage ramp target and timing control |
Also Published As
Publication number | Publication date |
---|---|
US20110019485A1 (en) | 2011-01-27 |
US7817476B2 (en) | 2010-10-19 |
US7471575B2 (en) | 2008-12-30 |
US8873303B2 (en) | 2014-10-28 |
US20070263450A1 (en) | 2007-11-15 |
US20090103369A1 (en) | 2009-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7471575B2 (en) | Non-volatile memory and method with shared processing for an aggregate of read/write circuits | |
US10204679B2 (en) | Highly compact non-volatile memory and method thereof | |
US8027195B2 (en) | Folding data stored in binary format into multi-state format within non-volatile memory devices | |
US7936602B2 (en) | Use of data latches in cache operations of non-volatile memories | |
US9583220B2 (en) | Centralized variable rate serializer and deserializer for bad column management | |
US6891753B2 (en) | Highly compact non-volatile memory and method therefor with internal serial buses | |
US8228729B2 (en) | Structure and method for shuffling data within non-volatile memory devices | |
US7158421B2 (en) | Use of data latches in multi-phase programming of non-volatile memories | |
US7734861B2 (en) | Pseudo random and command driven bit compensation for the cycling effects in flash memory | |
US6940753B2 (en) | Highly compact non-volatile memory and method therefor with space-efficient data registers | |
EP2070090B1 (en) | Pseudo random and command driven bit compensation for the cycling effects in flash memory and methods therefor | |
US8681548B2 (en) | Column redundancy circuitry for non-volatile memory | |
US9076506B2 (en) | Variable rate parallel to serial shift register | |
US20080065813A1 (en) | Methods in a pseudo random and command driven bit compensation for the cycling effects in flash memory | |
US8897080B2 (en) | Variable rate serial to parallel shift register |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANDISK CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CERNEA, RAUL-ADRIAN;LI, YAN;KHALID, SHAHZAD;AND OTHERS;REEL/FRAME:015995/0975;SIGNING DATES FROM 20050323 TO 20050330 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:038438/0904 Effective date: 20160324 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0980 Effective date: 20160516 |