US20060151776A1 - Semiconductor integrated circuit and fabrication process thereof - Google Patents
Semiconductor integrated circuit and fabrication process thereof Download PDFInfo
- Publication number
- US20060151776A1 US20060151776A1 US11/132,325 US13232505A US2006151776A1 US 20060151776 A1 US20060151776 A1 US 20060151776A1 US 13232505 A US13232505 A US 13232505A US 2006151776 A1 US2006151776 A1 US 2006151776A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- sidewall insulation
- insulation film
- electrode pattern
- sidewall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 48
- 238000000034 method Methods 0.000 title claims description 121
- 230000008569 process Effects 0.000 title claims description 107
- 238000004519 manufacturing process Methods 0.000 title claims description 21
- 238000009413 insulation Methods 0.000 claims abstract description 230
- 239000000758 substrate Substances 0.000 claims abstract description 108
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 105
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 105
- 239000010703 silicon Substances 0.000 claims abstract description 105
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims abstract description 79
- 239000013078 crystal Substances 0.000 claims abstract description 73
- 238000009792 diffusion process Methods 0.000 claims abstract description 53
- 239000012535 impurity Substances 0.000 claims description 57
- 238000005468 ion implantation Methods 0.000 claims description 43
- 238000005530 etching Methods 0.000 claims description 41
- 230000015572 biosynthetic process Effects 0.000 claims description 31
- 239000000463 material Substances 0.000 claims description 25
- 230000001133 acceleration Effects 0.000 claims description 13
- 238000002955 isolation Methods 0.000 claims description 11
- 238000000926 separation method Methods 0.000 claims description 10
- 238000001039 wet etching Methods 0.000 claims description 10
- 238000001312 dry etching Methods 0.000 claims description 9
- 238000010276 construction Methods 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 66
- 229920005591 polysilicon Polymers 0.000 description 66
- 238000010586 diagram Methods 0.000 description 14
- 239000007789 gas Substances 0.000 description 12
- 229910052814 silicon oxide Inorganic materials 0.000 description 11
- 229910021332 silicide Inorganic materials 0.000 description 8
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 8
- 238000000151 deposition Methods 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 230000006872 improvement Effects 0.000 description 5
- 230000036961 partial effect Effects 0.000 description 5
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 3
- -1 HfO2 Chemical class 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007850 degeneration Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 229910000078 germane Inorganic materials 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 229910000167 hafnon Inorganic materials 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910000041 hydrogen chloride Inorganic materials 0.000 description 1
- IXCSERBJSXMMFS-UHFFFAOYSA-N hydrogen chloride Substances Cl.Cl IXCSERBJSXMMFS-UHFFFAOYSA-N 0.000 description 1
- 230000009545 invasion Effects 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- VYIRVGYSUZPNLF-UHFFFAOYSA-N n-(tert-butylamino)silyl-2-methylpropan-2-amine Chemical compound CC(C)(C)N[SiH2]NC(C)(C)C VYIRVGYSUZPNLF-UHFFFAOYSA-N 0.000 description 1
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- 229910052845 zircon Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6653—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using the removal of at least part of spacer, e.g. disposable spacer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/933—Germanium or silicon or Ge-Si on III-V
Definitions
- the present invention generally relates to semiconductor device and more particularly to a semiconductor device and fabrication process thereof in which the operational speed there is improved by application of stress.
- the mobility of holes is much smaller than the mobility of electrons, and thus, it is an important point for designing a semiconductor integrated circuit to improve the operational speed of the p-channel MOS transistor that uses holes as the carriers.
- a gate electrode 3 is formed on a silicon substrate 1 in correspondence to a channel region via a gate insulation film 2 , and p-type diffusion regions 1 a and 1 b are formed in the silicon substrate 1 at both lateral sides of the gate electrode 3 so as to define the channel region therebetween. Further, sidewall insulation films 3 A and 3 B are formed on the side wall surface of the gate electrode 3 such that the sidewall insulation films 3 A and 3 B cover a part of the surface of the silicon substrate 1 .
- the diffusion regions 1 a and 1 b function respectively as the source and drain extension regions of the MOS transistor, and the flow of the holes transported through the channel region from the diffusion region 1 a to the diffusion region 1 b right underneath the gate electrode 3 is controlled by a gate voltage applied to the gate electrode 3 .
- SiGe mixed crystal layers 1 A and 1 B are formed in the silicon substrate 1 at respective outer sides of the sidewall insulation films 3 A and 3 B with epitaxial relationship to the silicon substrate 1 , and source and drain regions of p-type are formed respectively in the SiGe mixed crystal layers 1 A and 1 B in continuation to the diffusion regions 1 a and 1 b.
- the SiGe mixed crystal layers 1 A and 1 B have a larger lattice constant as compared with the lattice constant of the silicon substrate 1 , and thus, there is formed a compressive stress in the SiGe mixed crystal layers 1 A and 1 B as shown by an arrow a.
- the SiGe mixed crystal layers 1 A and 1 B undergo straining in a direction generally perpendicular to the surface of the silicon substrate 1 as shown with an arrow b.
- the SiGe mixed crystal layers 1 A and 1 B are formed in epitaxial relationship to the silicon substrate 1 , such a strain in the SiGe mixed crystal layers 1 A and 1 B shown by the arrow b induces a corresponding strain in the channel region of the silicon substrate as represented with the arrow c, and as a result of such a strain, there is induced a uniaxial compressive stress in the channel region as shown in arrow d.
- the symmetry of the Si crystal that constitutes the channel region is modulated locally as a result of such a uniaxial compressive stress applied to the channel region, while such a change of symmetry resolves the degeneration of valence band for the heavy holes and light holes, and there is caused increase of hole mobility in the channel region.
- the operational speed of the transistor is improved.
- Such increase of hole mobility caused by the stress induced locally in a channel region and associated improvement of the transistor operational speed appear especially conspicuously in the ultrafine semiconductor devices having a gate length of 100 nm or less.
- the SiGe mixed crystal regions 1 A and 1 B are formed as closely as possible to the channel region right underneath the gate electrode 3 when to improve the operational speed of the p-channel MOS transistor in accordance with the principle of FIG. 1 , while this means that it is preferable to form the sidewall insulation films of the gate electrode as thin as possible such that the trenches formed in the silicon substrate for formation of the SiGe mixed crystal layers 1 A and 1 B while using the sidewall insulation films as the self-aligned mask, are located as closely as possible.
- the source region of n-type and the drain region of n-type are disposed too closely to each other in the device region, and there arises a problem that leakage current is caused to flow between the source and drain regions in the silicon substrate.
- the present invention provides a semiconductor integrated circuit device, comprising:
- a silicon substrate defined with a first device region and a second device region by a device isolation structure
- said n-channel MOS transistor comprising a first gate electrode carrying a pair of first sidewall insulation films formed on respectively sidewall surfaces thereof, and source and drain diffusion regions of n-type formed in said first device region at respective outer sides of said first sidewall insulation films,
- said p-channel MOS transistor comprising: a second gate electrode carrying a pair of second sidewall insulation films formed on respectively sidewall surfaces thereof; source and drain diffusion regions of p-type formed in said second device region at respective outer sides of said second sidewall insulation films; and first and second SiGe mixed crystal regions formed in said second device region epitaxially with respect to said silicon substrate, said first and second SiGe mixed crystal regions being formed so as to fill first and second trenches formed at respective, outer sides of said second sidewall insulation films, said first and second trenches being formed so as to be included in said p-type source diffusion region and said p-type drain diffusion region, respectively,
- each of said first and second SiGe mixed crystal regions being formed in a self-aligned relationship with regard to a surface of said second sidewall insulation film corresponding thereto,
- a distance between said n-type source diffusion region and said n-type drain diffusion region in said first device region being larger than a distance between said p-type source diffusion region and said p-type drain diffusion region in said second device region when compared at a bottom edge of said respective diffusion regions.
- the present invention provides a semiconductor integrated circuit device, comprising:
- a silicon substrate defined with a first device region and a second device region by a device isolation structure
- said n-channel MOS transistor comprising a first gate electrode carrying a pair of first sidewall insulation films formed on respective sidewall surfaces thereof, and source and drain diffusion regions of n-type formed in said first device region at respective outer sides of said first sidewall insulation films,
- said p-channel MOS transistor comprising: a second gate electrode carrying a pair of second sidewall insulation films formed on respective sidewall surfaces thereof; source and drain diffusion regions of p-type formed in said second device region at respective outer sides of said second sidewall insulation films; and first and second SiGe mixed crystal regions formed in said second device region epitaxially with respect to said silicon substrate, said first and second SiGe mixed crystal regions being formed so as to fill first and second trenches formed at respective, outer sides of said second sidewall insulation films, said first and second trenches being formed so as to be included in said p-type source diffusion region and said p-type drain diffusion region, respectively,
- each of said first and second SiGe mixed crystal regions being formed in a self-aligned relationship with regard to a surface of said second sidewall insulation film corresponding thereto,
- each of said first and second sidewall insulation films comprises: a lower sidewall insulation film of a material having resistance against HF; an intermediate sidewall insulation film of a material etched by HF and formed on said lower sidewall insulation film; and an upper sidewall insulation film of a material having resistance against HF and formed on said intermediate sidewall insulation film.
- the present invention provides a method of fabricating a semiconductor integrated circuit device, said semiconductor integrated circuit device comprising a silicon substrate defined with a first device region and a second device region by a device isolation structure, an n-channel MOS transistor formed on said first device region and having a first gate electrode pattern, and a p-channel MOS transistor formed on said second device region and having a second gate electrode pattern, said p-channel MOS transistor including p-type SiGe mixed crystal regions formed epitaxially to said silicon substrate at both lateral sides of a channel region right underneath said second gate electrode pattern, said method comprising the steps of:
- said p-type SiGe mixed crystal regions by causing an epitaxial growth of a p-type SiGe mixed crystal layer in said first and second trenches in a state in which said first device region is covered with said mask insulation film.
- the present invention provides a method of fabricating a semiconductor integrated circuit device, said semiconductor integrated circuit device comprising a silicon substrate defined with a first device region and a second device region by a device isolation structure, an n-channel MOS transistor formed on said first device region and having a first gate electrode pattern, and a p-channel MOS transistor formed on said second device region and having a second gate electrode pattern, said p-channel MOS transistor including p-type SiGe mixed crystal regions formed epitaxially to said silicon substrate at both lateral sides of a channel region right underneath said second gate electrode pattern, said method comprising the steps of:
- first and second buffer diffusion regions of n-type respectively underneath said n-type source and drain regions with a mutual separation by conducting an ion implantation process of an n-type impurity element in said first device region while using said first gate electrode pattern and said first through third sidewall insulation films on said first gate electrode pattern as a mask;
- first and second buffer diffusion regions of p-type respectively underneath said p-type source and drain regions with a mutual separation by conducting an ion implantation process of a p-type impurity element in said second device region while using said second gate electrode pattern and said first through third sidewall insulation films on said second gate electrode pattern as a mask;
- first and second trenches at both lateral sides of said second gate electrode by etching said silicon substrate in said second device region while using said second gate electrode and said first and fourth sidewall insulation films on said second gate electrode as a mask;
- the present invention provides a method of fabricating a semiconductor integrated circuit device, said semiconductor integrated circuit device comprising a silicon substrate defined with a first device region and a second device region by a device isolation structure, an n-channel MOS transistor formed on said first device region and having a first gate electrode pattern, and a p-channel MOS transistor formed on said second device region and having a second gate electrode pattern, said p-channel MOS transistor including p-type SiGe mixed crystal regions formed epitaxially to said silicon substrate at both lateral sides of a channel region right underneath said second gate electrode pattern, said method comprising the steps of:
- source and drain regions of p-type at both lateral sides of said second gate electrode pattern by conducting an ion implantation process of a p-type impurity element into said silicon substrate in said second device region while using said second gate electrode pattern and said first sidewall insulation film on said second gate electrode pattern as a mask;
- first and second trenches at both lateral sides of said second gate electrode by etching said silicon substrate in said second device region while using said second gate electrode and said third sidewall insulation film on said second gate electrode as a mask;
- a large uniaxial stress is induced in the channel region of the p-channel MOS transistor by forming the p-type SiGe mixed crystal regions so as to fill the trenches at both lateral sides of the channel region and such that the p-type SiGe mixed crystal regions are located closely to the channel region.
- the present invention secures a sufficient distance, in the n-channel MOS transistor formed on the same silicon substrate, between the deep source and drain diffusion regions formed in the silicon substrate. Thereby, it becomes possible to suppress the leakage current between the source region and the drain region of the n-channel MOS transistor effectively.
- a high quality crystal film is required for the SiGe mixed regions in such a p-channel MOS transistor that induces a uniaxial compressive stress in the channel region by filling the trenches with the SiGe mixed crystal.
- the present invention solves the foregoing problem by using a material resistant to HF for the sidewall insulation film of the gate electrode of the p-channel MOS transistor and at the same time suppresses the leakage current by securing a large distance, in the silicon substrate, between the deep source and drain regions in the n-channel MOS transistor, by increasing the thickness of the sidewall insulation film of the gate electrode.
- the present invention can suppress the erosion of the CVD oxide film covering the surface of the first and second gate electrodes by HF, by forming each of the first and second sidewall insulation films in the form of lamination of: the lower sidewall insulation film resistant to HF; the intermediate sidewall insulation film formed on the lower sidewall insulation film and not resistant to HF; and the upper sidewall insulation film formed on the intermediate sidewall insulation film with resistance to HF.
- the electrical properties of the semiconductor integrated circuit device is improved significantly.
- the present invention avoids the problem of such a film not resistant to HF being etched by the cleaning processing conducted by HF at the time of forming the trenches, by forming the HF-resistant sidewall insulation film on the gate electrode via the film not resistant to HF, and then processing the structure thus obtained with an HF etchant to remove a part of the foregoing film not resistant to HF at the top surface of the gate electrode and at the sidewall surface of the sidewall insulation film.
- HF such as a CVD oxide film
- a slit structure is formed in correspondence to such a part. Further, the present invention fills such a slit with a film resistant to HF. With the structure thus obtained, no such a slit is formed anymore even when an HF treatment is conducted later at the time of formation of the trenches.
- FIG. 1 is a diagram explaining the principle of a p-channel MOS transistor that uses SiGe compressive stressors for improvement of the device operational speed;
- FIGS. 2A-2F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a first embodiment of the present invention.
- FIG. 3 is a diagram showing the construction of a p-channel MOS transistor constituting a semiconductor integrated circuit device according to an embodiment of the present invention
- FIGS. 4A-4F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a second embodiment of the present invention.
- FIGS. 5A-5F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a third embodiment of the present invention.
- FIGS. 6A-6I are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a fourth embodiment of the present invention.
- FIGS. 7A-7H are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a fifth embodiment of the present invention.
- FIG. 8 is a diagram explaining the problem addressed in a sixth embodiment of the present invention.
- FIG. 9 is a diagram showing the principle of the sixth embodiment of the present invention.
- FIGS. 10A-10D are diagrams showing the process of forming the structure of FIG. 9 ;
- FIGS. 11A and 11B are diagrams showing another example of the process of the sixth embodiment:
- FIG. 12 is a diagram showing an example of the structure obtained with the sixth embodiment for the state before the trench formation step.
- FIGS. 2A-2F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a first embodiment of the present invention.
- a silicon substrate 11 is defined with a device region 11 A for an n-channel MOS transistor and a device region 11 B for a p-channel MOS transistor by an STI device isolation structure 11 I, wherein the device region 11 A is doped to p-type and forms a p-type well while the device region 11 B is doped to n-type and forms an n-type well.
- an ion implantation of an n-type impurity element in the device region 11 B at a surface part of the silicon substrate 11 for the purpose of threshold control of the p-channel MOS transistor.
- a polysilicon gate electrode 13 N via a gate insulation film 12 of thermal oxide film or SiON film, or alternatively a high-K dielectric.
- a polysilicon gate electrode 13 P is formed on the device region 11 B via the same gate insulation film 12 , wherein it should be noted that source and drain extension regions 11 a N and 11 b N of n-type are formed in the silicon substrate 11 in correspondence to the device region 11 A at both lateral sides of the polysilicon gate electrode 13 N and source and drain extension regions 11 a P and 11 b P of p-type are formed in the silicon substrate 11 in correspondence to the device region 11 B at both lateral sides of the polysilicon gate electrode 13 P, by introducing an n-type impurity element and a p-type impurity element separately into the device regions 11 A and 11 B by an ion implantation process while using the gate electrode 13 N or 13 P as a self-aligned mask.
- As+ may be introduced under an acceleration voltage of 1 keV with a dose of 2 ⁇ 10 15 cm ⁇ 2 .
- B+ may be introduced under an acceleration voltage of 0.3 keV with a dose of 1 ⁇ 10 15 cm ⁇ 2 .
- the SiON film used for the gate insulation film may be formed by plasma nitridation of a thermal oxide film or by a direct plasma CVD process.
- a high-K dielectric film it is possible to use a metal oxide such as HfO 2 , ZrO 2 or Al 2 O 3 or a metal silicate such as HfSiO 4 or ZrSiO 4 , wherein these high-K dielectric films may be formed by an MOCVD process or atomic layer CVD process (so-called ALD process).
- a CVD oxide film 13 O is formed on the surface of the silicon substrate 11 so as to cover the polysilicon gate electrodes 13 N and 13 P with a thickness of about 10 nm such that the CVD oxide film 13 covers the exposed surface of the silicon substrate 11 and the surface of the polysilicon gate electrodes 13 N and 13 P continuously.
- formation of a sidewall insulation film 13 WN on the sidewall surface of the polysilicon gate electrodes 13 N and 13 P is made via the CVD oxide film 13 O, such that the sidewall insulation films 13 WN have resistance against dry and wet etching of silicon and further against HF processing, by using a material such as SiON or SiN with the thickness of 30 nm, for example.
- such a sidewall insulation film 13 WM can be formed by depositing an SiON film or an SiN film on the structure of FIG. 2A by a low temperature process of 600° C. or lower such that there is caused no disturbance in the impurity concentration profile in the foregoing source and drain extension regions, followed by an etch back process conducted until the surface of the silicon substrate 11 is exposed.
- the device region 11 B is covered with a resist film not illustrated, and an n-type impurity element such as As+ is introduced under the acceleration voltage of 10 keV with a dose of 3 ⁇ 10 15 cm ⁇ 2 while using the gate electrode 13 N, the sidewall oxide films 13 O, and the sidewall insulation films 13 WN as a mask.
- an n-type impurity element such as As+ is introduced under the acceleration voltage of 10 keV with a dose of 3 ⁇ 10 15 cm ⁇ 2 while using the gate electrode 13 N, the sidewall oxide films 13 O, and the sidewall insulation films 13 WN as a mask.
- deep n-type diffusion regions are formed at the respective outer sides of the sidewall insulation films 13 WN as the source and drain regions 11 SN and 11 DN of the n-channel MOS transistor.
- the device region 11 A is covered with a resist film not illustrated, and a p-type impurity element such as B+ is introduced under the acceleration voltage of 3 keV with a dose of 1 ⁇ 10 15 cm ⁇ 2 while using the gate electrode 13 P, the sidewall oxide films 13 O and the sidewall insulation films 13 WN as a mask.
- a p-type impurity element such as B+ is introduced under the acceleration voltage of 3 keV with a dose of 1 ⁇ 10 15 cm ⁇ 2 while using the gate electrode 13 P, the sidewall oxide films 13 O and the sidewall insulation films 13 WN as a mask.
- deep p-type diffusion regions are formed at the respective outer sides of the sidewall insulation films 13 WN as the source and drain regions 11 SP and 11 DP of the p-channel MOS transistor.
- buffer source and drain regions 11 SPb and 11 DPb of p ⁇ -type are formed respectively underneath the p-type source and drain regions 11 SP and 11 DP for the purpose of improving the breakdown voltage of the source and drain regions 11 SP and 11 DP, by conducting an ion implantation process of a p-type impurity element such as B+ into the device region 11 B with a larger acceleration voltage of 10 keV and smaller dose of 1 ⁇ 10 13 cm ⁇ 2 , while using the polysilicon gate electrode 13 P, the sidewall oxide films 13 O, and the sidewall insulation films 13 WN as a mask.
- a p-type impurity element such as B+ into the device region 11 B with a larger acceleration voltage of 10 keV and smaller dose of 1 ⁇ 10 13 cm ⁇ 2
- a silicon oxide film 14 is formed on the structure of FIG. 2B by a CVD process with a thickness of 50 nm, followed by removal of the silicon oxide film 14 from the device region 11 B in the state that the device region 11 A is covered by a resist mask R 1 .
- a dry etching process or a wet etching process that uses an organic alkaline etchant is applied to the silicon substrate 11 in the device region 11 B in the state that the device region 11 A is covered with the resist mask R 1 while using the polysilicon gate electrode 13 P and the sidewall insulation films 13 WN as a self-aligned mask.
- it is possible to use the dry etching process and wet etching process may be conducted in appropriate combination.
- trenches 11 TA and 11 TB are formed at respective outer sides of the sidewall insulation films 13 WN with a depth not exceeding the depth of the source and drain regions 11 SP and 11 DP, such as the depth of 40 nm.
- this step of forming the trenches 11 TA and 11 TB can be conducted after removal of the resist mask R 1 .
- the structure thus obtained is subjected to a wet etching process by using HF, and the impurities such as etching residue are removed from the bottom surface and sidewall surface of the trenches 11 TA and 11 TB.
- the polysilicon gate electrode 13 P undergoes partial etching with the formation of the trenches 11 TA and 11 TB in the silicon substrate 11 .
- the resist film R 1 is removed, and the structure thus obtained is introduced into a low-pressure CVD apparatus.
- source gases of silane (SiH 4 ) and germane (GeH 4 ) are introduced together with a p-type dopant gas such as diborane at the substrate temperature of 600° C. or less, and p-type SiGe mixed crystal layers 14 A and 14 B are grown epitaxially so as to fill the trenches TA and TB.
- the growth of such SiGe mixed crystal layers 14 A and 14 B can be conducted at the substrate temperature of 550° C. in hydrogen ambient of 5-1330 Pa by supplying the SiH 4 source gas, the GeH 4 source gas, the B 2 H 6 dopant gas, and further a hydrogen chloride (HCl) etching gas, such that there is realized a partial pressure of 1-10 Pa for the SiH 4 source gas, a partial pressure of 0.1-10 Pa for the GeH 4 source gas, a partial pressure of 1 ⁇ 10 ⁇ 5 ⁇ 1 ⁇ 10 ⁇ 3 Pa for the B 2 H 6 dopant gas, and a partial pressure of 1-10 Pa for the HCl etching gas.
- HCl hydrogen chloride
- the epitaxial growth of the p-type SiGe mixed crystal layers 14 A and 14 B there is caused a growth of a p-type polycrystalline SiGe layer on the polysilicon gate electrode 13 P.
- the growth of the SiGe layers 14 A- 14 C is conducted for 1-40 minutes, and as a result, the SiGe mixed crystal layers 14 A and 14 B filling the respective trenches 11 TA and 11 TB are grown beyond the level of the interface between the silicon substrate 11 and the gate insulation film 12 .
- the SiGe layers 14 A and 14 B thus grown can contain Ge with an atomic concentration level of 28%, without deteriorating the crystal quality, wherein it should be noted that this concentration of 28% exceeds the atomic concentration of 20%, which has been recognized as the limiting concentration of Ge that a SiGe layer can contain when to cause epitaxial growth of such a SiGe layer on a silicon substrate.
- the trenches 11 TA and 11 TB are formed in the step of FIG. 2C while using the sidewall insulation film 13 WN as a self-aligned mask.
- the SiGe mixed crystal layers 14 A and 14 B thus formed are located closest to the channel region, and it becomes possible to maximize the uniaxial compressive stress applied to the channel region.
- the CVD oxide film 14 remaining in the device region 11 A is etched back until the surface of the silicon substrate 11 is exposed, and as a result, there are formed outer sidewall oxide films 14 W in the device region 11 A at further outer sides of the SiN sidewall insulation films 13 WN on the gate electrode 13 N, and buffer source and drain regions 11 SNb and 11 Dnb of n ⁇ -type are formed in the silicon substrate at a deeper level of the source and drain regions 11 SN and 11 DN by conducting an ion implantation process of an n-type impurity element such as P+ into the device region 11 B under the acceleration voltage of 15 keV with a dose of 7 ⁇ 10 13 cm ⁇ 2 in the state the device region 11 B is covered by a resist mask not illustrated while using the polysilicon gate electrode 13 N, the sidewall oxide films 13 O, the sidewall insulation films 13 NW and the outer sidewall oxide films 14 W as a mask.
- an n-type impurity element such as P+ into the device region 11 B under the acceleration voltage of 15
- buffer source and drain regions 11 SNb and 11 DNb are formed at further outer sides of the outer sidewall oxide films 14 W, it becomes possible with the present embodiment to secure a sufficient distance between the diffusion regions 11 SNb and 11 DNb, and occurrence of leakage current via such diffusion regions is effectively suppressed.
- a salicide process is conducted, and a silicide layer 16 of nickel silicide, cobalt silicide, or the like, is formed on the n-type source and drain regions 11 SN and 11 DN, p-type source and drain regions 11 SP and 11 DP, the n-type polysilicon gate electrode 13 N and the p-type polysilicon gate electrode 13 P.
- CMOS device it becomes possible to construct a high speed CMOS device by forming an n-channel MOS transistor and a p-channel MOS transistor on a common substrate.
- the present invention it is possible with the present invention to expose a crystal surface such as Si(111) surface at the sidewall surface of the trenches 11 TA and 11 TB, by using a wet etching process in the trench formation step of FIG. 2C , and it becomes possible with the process of FIG. 2D to improve the quality of the SiGe mixed crystal layers 14 A and 14 B thus grown epitaxially.
- the sidewall surfaces of the trenches 11 TA and 11 TB it becomes possible to form the sidewall surfaces of the trenches 11 TA and 11 TB to have the shape of a wedge invading toward the channel region right underneath the gate insulation film 12 , as shown in FIG. 3 .
- the tip end part of the SiGe mixed crystal layers 14 A and 14 B filling the trenches 11 TA and 11 TB invade into the regions right underneath the respective sidewall insulation films 13 WN and thus comes very close to the channel region. Thereby, the magnitude of the uniaxial compressive stress in the channel region is increased further and the operational speed of the p-channel MOS transistor is increased further.
- diffusion region 11 SPb and 11 DPb of p ⁇ -type respectively underneath the p-type source and drain regions 11 SP and 11 DP in the device region 11 B in the process of FIG. 2B of the present embodiment it becomes possible to avoid sharp change of impurity concentration at the p/n junction right underneath the p-type source and drain regions 11 SP and 11 DP even in the case the SiGe mixed crystal layers 14 A and 14 B are formed with high dopant concentration by supplying a dopant gas during the epitaxial growth process, and the problem such as increase of the junction capacitance or degradation of the breakdown voltage is successfully avoided.
- FIGS. 4A-4F fabrication process according to a second embodiment of the present invention will be described with reference to FIGS. 4A-4F , wherein those parts corresponding to the parts described previously are designated by the same reference numerals and the description thereof will be omitted.
- FIGS. 4A-4F the process of FIGS. 4A and 4B are identical with the process of FIGS. 2A and 2B , and thus, the description thereof will be omitted.
- the outside sidewall oxide films 14 W are formed at the outer sides of the sidewall insulation films 13 WN with the thickness of about 40 nm in the process of FIG. 4C by the deposition and etch back of the CVD oxide film in both of the device regions 11 A and 11 B, and in this state, the foregoing n ⁇ -type buffer source and drain diffusion regions 11 DNb and 11 DNb are formed by conducting an ion implantation process of an n-type impurity element into the silicon substrate 11 in the device region 11 A while using the gate electrode 12 N, the sidewall oxide films 13 O and the sidewall insulation films 13 WN as a mask.
- the foregoing deposition of the CVD oxide film is preferably conducted by a plasma CVD process at the temperature of 600° C. or lower.
- a CVD oxide film 15 is formed on the structure of FIG. 4C with the thickness of about 50 nm, and a resist pattern R 2 that covers device region 11 A is formed similarly to FIG. 2C . Furthermore, while using the resist pattern R 2 as a mask, the CVD oxide film 15 is removed in the device region 11 B by an etching processing, which may be any of anisotropic dry etching, wet etching in HF, or a suitable combination of these.
- the silicon substrate 11 is etched in the device region 11 B similarly to the case of FIG. 2C while using the sidewall insulation films 12 WN, the sidewall oxide films 12 O and the polysilicon gate electrode pattern 13 P as a self-aligned mask, to form trenches 11 TA and 11 TB.
- the top part of the polysilicon gate electrode 13 P is also removed as a result of the etching.
- the deposition of the CVD oxide film 15 is preferably conducted by a plasma CVD process at the temperature of 600° C. or less.
- the SiGe mixed crystal layers 14 A and 14 B are grown epitaxially so as to fill the trenches 11 TA and 11 TB thus formed, similarly to the step of FIG. 2D explained previously. Thereby, it should be noted that there occurs no growth of SiGe mixed crystal layers on the device region 11 A covered with the CVD oxide film 15 . Further, it should be noted that there occurs a growth of polycrystalline SiGe layer 14 C on the polysilicon gate electrode 13 P simultaneously to the growth of the SiGe mixed crystal layers 14 A and 14 B.
- the CVD oxide film 15 is removed by a wet etching process, and a silicide layer 16 is formed on the exposed n-type source and drain regions 11 SN and 11 DN, the p-type source and drain regions 11 SP and 11 DP, the n-type polysilicon gate electrode 13 P and further on the p-type polysilicon gate electrode 13 P.
- the SiGe mixed crystal regions 14 A and 14 B are conducted immediately before the formation of the silicide. Further, there is no process of forming a sidewall insulation film after the formation of the SiGe mixed crystal regions 14 A and 14 B, contrary to the step of FIG. 2E . Thus, the SiGe mixed crystal layers 14 A and 14 B are not exposed to the charged particles formed in the dry etching process at the time of formation of such sidewall insulation films. Thus, there is no danger that Ge atoms, released from the SiGe mixed crystal layers 14 A and 14 B as a result of collision of these charged particles, cause contamination in the production line of the semiconductor device, and production of other semiconductor devices such as the one not using the SiGe mixed crystal, is not disturbed.
- FIG. 5A-5F the fabrication process of the semiconductor integrated circuit according to a third embodiment of the present invention will be explained with reference to FIG. 5A-5F , wherein those parts corresponds to the parts explained previously are designated by the same reference numerals and the explanation thereof will be omitted.
- FIG. 5A-5F the process of FIG. 5A is identical to the process of FIG. 2A or FIG. 4A explained previously and the explanation thereof will be omitted.
- the SiN sidewall insulation films 13 WN are formed on the respective sidewall surfaces of the polysilicon gate electrodes 13 N and 13 P similarly to the process of FIG. 4B , except that no further ion implantation process is conducted in the step of FIG. 5B in the present embodiment and the process proceeds to the step of FIG. 5C .
- the outer sidewall oxide films 14 W are formed at respective outer sides of the SiN or SiON sidewall insulation films 13 WN covering each of the polysilicon gate electrodes 13 N and 13 P in the device regions 11 A and 11 B, similarly to the process of FIG. 2E , the device region 11 B is covered with a resist mask not illustrated.
- n-type impurity element such as P+ or As+ is conducted into the device region 11 A while using the polysilicon gate electrode 13 N, the CVD oxide films 13 O, the sidewall insulation films 13 WN and the outer sidewall oxide films 14 W as a mask, and with this, buffer source and drain diffusions of n ⁇ -type similar to the buffer source and drain diffusion regions 11 SNb and 11 DNb are formed in the silicon substrate 11 at the outer sides of the outer sidewall insulation films 14 W.
- an n-type impurity element such as P+ or As+ is conducted into the device region 11 A while using the polysilicon gate electrode 13 N, the CVD oxide films 13 O, the sidewall insulation films 13 WN and the outer sidewall oxide films 14 W as a mask, and with this, buffer source and drain diffusions of n ⁇ -type similar to the buffer source and drain diffusion regions 11 SNb and 11 DNb are formed in the silicon substrate 11 at the outer sides of the outer sidewall insulation films 14 W.
- the outer sidewall oxide films 14 W are removed at the device regions 11 A and 11 B, and the source and drain regions 11 SN and 11 DN of n-type are formed at a deeper level of the source and drain extension regions 11 a and 11 b but shallower than the buffer source and drain regions 11 SNb and 11 DNb, by covering the device region 11 B by a resist mask (not shown) and by introducing an n-type impurity element such as P+ or As+ into the device region 11 a by an ion implantation process while using the polysilicon gate electrode 13 N, the sidewall oxide films 13 O and the sidewall insulation films 13 WN as a self-aligned mask.
- the device region 11 A is covered by a resist mask (not shown) and B+ is introduced into the device region 11 B by an ion implantation process under the acceleration voltage of 3 keV and the dose of 1 ⁇ 10 15 cm ⁇ 2 , and with this, p-type source and drain regions 11 SP and 11 DP are formed in the silicon substrate 11 at the level deeper than the source and drain extension regions 11 a P and 11 b P.
- ion implantation of B+ is subsequently conducted into the device region 11 B under the acceleration voltage of 10 keV with the dose of 1 ⁇ 10 13 cm ⁇ 2 , and the buffer source regions 11 SPb and 11 DPb of p ⁇ -type are formed at the level deeper than the foregoing source and drain regions 11 SP and 11 DP of p-type.
- the device region 11 A is covered by an oxide film similar to the CVD oxide film 15 used with the step of FIG. 4E explained before, and the trenches 11 TA and 11 TB are formed in the device region 11 B at both lateral sides of the gate electrode 13 P similarly to the step of FIG. 2C or FIG. 4E while using the polysilicon gate electrode 13 P, the sidewall oxide films 13 O and the sidewall insulation films 13 WN as a mask.
- the top part of the p-type polysilicon gate electrode pattern 13 P also experiences etching.
- the SiGe mixed crystal layers 14 A and 14 B re grown epitaxially respectively in the trenches 11 TA and 11 TB similarly to the step of FIG. 2D or FIG. 4F , and as a result, a large uniaxial compressive stress is induced in the channel region right underneath the gate electrode 13 P. Further, there occurs a growth of the p-type polycrystalline SiGe layer 14 C on the p-type polysilicon gate electrode 13 P at the same time.
- the silicide layers 16 on the exposed surface of the SiGe mixed crystal layers 14 A and 14 B and on the polysilicon SiGe layer 14 C and further on the n-type source and drain regions 11 SN and 11 DN and on the n-type polysilicon gate electrode 13 N.
- FIGS. 6A-6I a method of fabricating a semiconductor integrated circuit device according to a fourth embodiment of the present invention will be explained with reference to FIGS. 6A-6I , wherein those parts corresponding to the parts explained previously are designated by the same reference numerals and the decryption thereof will be omitted.
- the polysilicon gate electrode 13 N is formed in the device region 11 A and the polysilicon electrode 13 P is formed in the device region 11 B, respectively via the gate insulation film, and the inner sidewall oxide films 13 WO are formed on the respective sidewall surfaces of the gate electrode N 13 and P 13 in the step of FIG. 6B with the thickness of about 5 nm by a thermal oxidation process and subsequent etch back process.
- the foregoing etch back process is conducted such that the surface of the silicon substrate 11 is exposed, wherein the step of FIG. 6B further includes the steps of forming inner sidewall nitride films 13 WNi of SiN with the thickness of typically 5 nm, by depositing an SiN film so as to cover the inner sidewall oxide films WO, and etching back the SiN film thus deposited. It should be noted that this etch back process for forming the inner sidewall nitride films 13 WNi is conducted also until the surface of the silicon substrate 11 is exposed.
- ion implantation of a p-type impurity element such as B+ is conducted in the device region 11 B to form the source and drain extension regions 11 a P and 11 b P.
- step of FIG. 6C further sidewall oxide films 13 Oi are formed on the respective inner sidewall insulation films 13 WNi in each of the polysilicon gate electrodes 13 N and 13 P, and source and drain regions 11 SP and 11 DP of p-type are formed by introducing a p-type impurity element such as B+ into the device region 11 B by an ion implantation process while using the polysilicon gate electrode 13 P, the inner sidewall-oxide films 13 WO, the inner sidewall insulation films 13 WNi and the sidewall oxide
- a p-type impurity element such as B+
- further sidewall oxide films 14 Wi are formed on the respective sidewall oxide films 12 Oi on each of the polysilicon gate electrodes 13 N and 13 P in the device regions 11 A and 11 B, and buffer source and drain regions 11 SNb and 11 DNb of n-type are formed in the device region 11 A by conducting an ion implantation process similar to that of FIG. 2E while using the polysilicon gate electrode 13 N, the inner sidewall oxide films 13 WO, the inner sidewall insulation films 13 WNi, the sidewall oxide films 13 Oi and the sidewall oxide films 14 Wi as the mask.
- buffer source and drain regions 11 SPb and 11 DPb of p-type are formed in the device region 11 B by conducting an ion implantation process similar to that of FIG. 2E while using the polysilicon gate electrode 13 P, the inner sidewall oxide films 13 WO, the inner sidewall insulation films 13 WNi, the sidewall oxide films 13 Oi and the sidewall oxide films 14 Wi as the mask.
- the sidewall oxide films 14 Wi and 12 Oi are removed by an HF processing and the inner sidewall insulation film 13 WNi is exposed.
- an ion implantation process similar to that of FIG. 2A is conducted in the device region 11 A while using the polysilicon gate electrode 13 P, the inner sidewall oxide films 13 WO and the inner sidewall insulation films 13 WNi as a mask, and the source and drain extension regions 11 a N and 11 b N of n-type are formed.
- the sidewall oxide films and sidewall nitride films corresponding to the sidewall oxide film 13 O and the sidewall nitride film 13 WN are formed on the innder sidewall insulation films 13 WNi in each of the polysilicon gate electrodes 13 N and 13 P.
- the structure of FIG. 6E is covered with the CVD oxide film 15 , and the CVD oxide film 15 is removed from the device region 11 B while using the resist pattern R 3 as a mask. Further, by conducting the processes respectively corresponding to the steps of FIGS. 5D-5F in the steps of FIGS. 6G-6I , a structure identical with the structure of FIG. 5F except for the structure of the sidewall insulation films of the polysilicon gate electrodes 13 N and 13 P is obtained in the step of FIG. 6I .
- the CVD oxide film 13 P covering the sidewall surfaces of the polysilicon gate electrode 13 N or 13 P covers also the surface of the silicon substrate continuously at both lateral ends of the channel region.
- the CVD oxide film 13 O undergoes etching by HF on the silicon substrate 11 in the vicinity of the channel region at the time of HF processing such as HF etching process conducted after formation of the trenches 11 TA and 11 TB in the step of FIG. 2C , FIG. 4E or FIG. 5E .
- HF processing such as HF etching process conducted after formation of the trenches 11 TA and 11 TB in the step of FIG. 2C , FIG. 4E or FIG. 5E .
- the inner sidewall insulation film 13 WNi is provided merely for blocking the invasion of HF, and thus, there is no need for the inner sidewall insulation film 13 WNi to have a substantial thickness.
- the thickness of about 5 nm would be sufficient for this purpose.
- the distance between the SiGe mixed crystal layer 14 A or 14 B and the channel region is increased slightly.
- decrease of the uniaxial compressive stress induced in the channel region by the SiGe mixed crystal layers 14 A and 14 B is suppressed minimum by suppressing the thickness of the inner sidewall insulation film 13 ′′Ni as small as possible.
- FIGS. 7A-7H wherein those parts corresponding to the parts described previously are designated by the same reference numerals and the description thereof will be omitted.
- the polysilicon gate electrode 13 N of n-type is formed on the silicon substrate 11 in the device region 11 A
- the polysilicon gate electrode 13 P of p-type is formed on the silicon substrate 11 in the device region 11 B, wherein the polysilicon gate electrodes 13 N and 13 P are formed on the silicon substrate 11 via the gate insulation film 12 of SiON, or the like.
- a p-type impurity element is introduced into the device region 11 B while using the polysilicon gate electrode 13 P as a mask, and there are formed p-type source and drain extension regions 11 a P and 11 b P in the silicon substrate 11 in correspondence to the device region 11 B at both lateral sides of the polysilicon gate electrode 13 P.
- step of FIG. 7B sidewall oxide films SW 1 are formed on each of the polysilicon gate electrodes 13 N and 13 P, wherein the step of FIG. 7B further includes the step of forming the source and drain diffusion regions 11 SN and 11 DN of n-type in the silicon substrate 11 by introducing an n-type impurity element into the device region 11 A by an ion implantation process while using the polysilicon gate electrode 13 N and the sidewall oxide films SW 1 thereon as a mask, similarly to the step of FIG. 2B .
- a p-type impurity element is introduced into the device region 11 B by an ion implantation process similarly to the step of FIG. 2B while using the polysilicon gate electrode 13 P and the sidewall oxide films SW 1 as a mask. With this, the p-type source and drain regions 11 SP and 11 DP are formed.
- sidewall oxide films SW 2 are formed on the respective sidewall oxide films SW 1 in each of the polysilicon gate electrodes 13 N and 13 P, and an n-type impurity element is introduced into the device region 11 A by an ion implantation process similarly to the step of FIG. 2C while using the polysilicon gate electrode 13 N and the sidewall oxide films SW 1 and SW 2 as a mask.
- buffer source and drain diffusion regions 11 SNb and 11 DNb of n ⁇ -type is formed at a deeper level than the source and drain regions 11 SN and 11 DN.
- a p-type impurity element is introduced into the device region 11 B while using the polysilicon gate electrode 13 P and the sidewall oxide films SW 1 and SW 2 as a mask, and the buffer source and drain regions 11 SPb and 11 DPb of n ⁇ -type are formed at a deeper level than the source and drain regions 11 SP and 11 DP.
- the sidewall oxide films SW 1 and SW 2 are removed from the sidewall surfaces of the polysilicon gate electrodes 13 N and 13 P by an HF processing, and an n-type impurity element and a p-type impurity element are introduced respectively into the device region 11 A and the device region 11 B to form the source and drain extension regions 11 a N and 11 b N of n-type in the device region 11 A at both lateral sides of the gate electrode 13 N and the source and drain extension regions 11 a P and 11 b P of p-type in the device region 11 B at both lateral sides of the gate electrode 13 P.
- step of FIG. 7D formation of the CVD oxide film 13 O is conducted, followed by formation of the sidewall insulation films 13 WN of SiN by conducting a CVD process of an SiN film and an etch back process of the same conducted such that the surface of the silicon substrate 11 is exposed at the device regions 11 A and 11 B.
- the CVD oxide film 15 is formed on the structure of FIG. 7D , followed by removal of the same from the device region 11 B while using a resist pattern R 4 formed on the device region 11 A as a mask.
- the trenches 11 TA and 11 TB are formed in the device region 11 B while using the CVD oxide film 15 remaining in the device region 15 as a mask and while using the polysilicon gate electrode 13 P and the sidewall insulation films 13 O and 13 WN as a self-aligned mask, similarly to the step of FIG. 7G explained before except for the structure of the gate sidewall insulation films.
- FIGS. 7G-7H similarly to the steps of FIGS. 6H-6I , a semiconductor device having a structure similar to the one shown in FIG. 6I except for the structure of the sidewall insulation films, is obtained in the step of FIG. 7H .
- CVD oxide film 13 O between the polysilicon gate electrode 13 N or 13 P and the SiN sidewall insulation film 13 WN with a thickness of about 10 nm at the time of formation of the SiN sidewall insulation films 13 WN on any of the polysilicon gate electrode 13 N or 13 P, for the purpose of improving the interface characteristics between the polysilicon gate electrode and the SiN sidewall insulation film.
- the part of the CVD oxide film 13 O extending along the sidewall surface of the polysilicon gate electrode 13 P is exposed at the top part of the polysilicon gate electrode 13 P. Further, the CVD oxide film 13 O extends continuously between the SiN sidewall insulation film 13 WN and the surface of the silicon substrate 11 and is exposed at the bottom part of the sidewall surface of the SiN sidewall insulation film 13 WN.
- Such a CVD oxide film 13 O experiences etching at such exposed parts when an HF processing is conducted at the time of formation of the trenches 11 TA and 11 TB for cleaning of the trench sidewall surfaces as shown in FIG. 8 , and there is formed a deep slit at such exposed part of the CVD oxide film 13 O.
- such a slit is formed not only at the time of formation of the trenches in the step of FIG. 2C but also removing the outer sidewall insulation films 14 Wi by an HF processing.
- FIG. 5D it should be noted that such a slit is formed not only in the p-channel MOS transistor but also in the n-channel MOS transistor.
- the top part of the polysilicon gate 13 P itself is removed by etching, and thus, the CVD oxide film 13 O is exposed over a wide area. Thereby, such exposed part of the CVD oxide film 13 O is subjected to etching at the time of the HF processing.
- the exposed part of the CVD oxide film 13 O in which there may be caused etching at the time of the HF processing, is subjected to a controlled HF processing to form a shallow slit and fill such a shallow slit with a layer 13 Wn resistant to HF, as shown in FIG. 9 , before formation of the trenches.
- FIGS. 10A-10D are diagrams showing such a step of filling the part of the CVD oxide film 13 O etched by HF with the film 13 Wn having resistance against HF, before the HF treatment process. While FIGS. 10A-10D are for the case of a p-channel MOS transistor, the same process is applicable also to an n-channel MOS transistor.
- FIG. 10A corresponds to the state of FIG. 2B, 4B or 5 C, in which the SiN sidewall insulation film 13 WN is formed further on the sidewall surfaces of the polysilicon gate electrode 13 P via the CVD oxide films 13 O, wherein the structure of FIG. 10A is processed in HF in the step of FIG. 10B to form slits 13 Os in the CVD oxide film 13 O before proceeding to the step of FIG. 2C .
- the slits 13 Os are formed preferably with a depth of 20-30 nm, in view of the depth of etching occurring in the polysilicon gate electrode 13 P during the trench formation step to be conducted later, such that the depth of the slits 13 Os becomes at least equal to the foregoing etching depth of the polysilicon gate electrode 13 P.
- an SiN film 18 N is deposited on the structure of FIG. 10B by a CVD process that uses an organic silicon source material and ammonia, such that the SiN film 18 N fills the slits 13 Os.
- the SiN film 18 N in correspondence to the film 13 Wn of FIG. 15 , by forming the SiN film 18 N on the silicon substrate 11 with the thickness of 5 nm or less, by supplying bis-tertiary butylaminosilane (BTBAS) for the organic silicon source with a flow rate of 20-400 SCCM, preferably 80-200 SCCM and supplying an ammonia gas with the flow rate of 10-2000 SCCM, particularly 30-500 SCCM, under the pressure of 0.1-1000 Pa, preferably 5-100 Pa at the substrate temperature of 300-700° C., preferably 450-650° C.
- BBAS bis-tertiary butylaminosilane
- the oxide film 14 is deposited further on the sidewall insulation films 13 W, and the sidewall oxide films 14 W are formed on the SiN sidewall insulation films 13 W in the step of FIG. 10D by etching back the oxide film 14 including the SiN film 18 N until the silicon substrate 11 is exposed.
- the step of FIG. 10C can be conducted to form an SiON film in place of the SiN film 18 N, by conducting the step of FIG. 10C by supplying BTBAS for the organic silicon source with the flow rate of 20-400 SCCM, preferably 80-200 SCCM and an N 2 O gas with the flow rate of 10-5000 SCCM, preferably 30-1000 SCCM under the pressure of 0.1-3000 Pa, preferably 5-300 Pa at the substrate temperature of 300-650° C., preferably 450-580° C.
- BTBAS for the organic silicon source with the flow rate of 20-400 SCCM, preferably 80-200 SCCM and an N 2 O gas with the flow rate of 10-5000 SCCM, preferably 30-1000 SCCM under the pressure of 0.1-3000 Pa, preferably 5-300 Pa at the substrate temperature of 300-650° C., preferably 450-580° C.
- the polysilicon gate electrode 13 P makes a direct contact with an SiN film at the top part of the gate electrode 13 P in the case an SiN film is used for the HF-resistant film 18 N. Even in such a case, there arises no problem, as silicide is formed later in such a part.
- FIGS. 10C and 10D may be modified as shown in FIGS. 11A and 11B in view of the process of FIG. 2C .
- the formation of the CVD oxide film 14 is omitted, and as a result, the SiN film 18 N deposited with a small thickness on the silicon substrate 11 is removed by the etch back process of FIG. 11B .
- the present invention can carry out the step of FIG. 10C by an atomic CVD process providing excellent step coverage, in which the SiN film or the SiON film is deposited one atomic layer by one atomic layer.
Abstract
Description
- The present application is based on Japanese priority application No. 2005-004405 filed on Jan. 11, 2005, the entire contents of which are hereby incorporated by reference.
- The present invention generally relates to semiconductor device and more particularly to a semiconductor device and fabrication process thereof in which the operational speed there is improved by application of stress.
- With the progress in the art of device miniaturization, ultrafine and ultra high-speed semiconductor devices having the gate length of 100 nm or less are becoming possible.
- With such ultrafine and ultrahigh speed transistors, the area of the channel region right underneath the gate electrode is reduced significantly as compared with conventional semiconductor devices, and thus, the mobility of electrons or holes traveling through the channel region is influenced heavily by the stress applied to such a channel region. Thus, various attempts have been made for optimizing the stress applied to such a channel region, in the prospect of improving the operational speed of the semiconductor device further.
- Generally, with semiconductor devices that use a silicon substrate for the channel, the mobility of holes is much smaller than the mobility of electrons, and thus, it is an important point for designing a semiconductor integrated circuit to improve the operational speed of the p-channel MOS transistor that uses holes as the carriers.
- With such a p-channel MOS transistor, it is known that the mobility of the carriers is improved by applying a uniaxial compressive stress to the channel region, and thus, there is proposed a construction shown schematically in
FIG. 1 as the means for applying the compressive stress to the channel region. - Referring to
FIG. 1 , agate electrode 3 is formed on asilicon substrate 1 in correspondence to a channel region via agate insulation film 2, and p-type diffusion regions silicon substrate 1 at both lateral sides of thegate electrode 3 so as to define the channel region therebetween. Further,sidewall insulation films gate electrode 3 such that thesidewall insulation films silicon substrate 1. - It should be noted that the
diffusion regions diffusion region 1 a to thediffusion region 1 b right underneath thegate electrode 3 is controlled by a gate voltage applied to thegate electrode 3. - In the construction of
FIG. 1 , SiGe mixedcrystal layers silicon substrate 1 at respective outer sides of thesidewall insulation films silicon substrate 1, and source and drain regions of p-type are formed respectively in the SiGe mixedcrystal layers diffusion regions - In the MOS transistor of the construction of
FIG. 1 , it should be noted that the SiGe mixedcrystal layers silicon substrate 1, and thus, there is formed a compressive stress in the SiGe mixedcrystal layers crystal layers silicon substrate 1 as shown with an arrow b. - Because the SiGe mixed
crystal layers silicon substrate 1, such a strain in the SiGe mixedcrystal layers - With the MOS transistor of
FIG. 1 , the symmetry of the Si crystal that constitutes the channel region is modulated locally as a result of such a uniaxial compressive stress applied to the channel region, while such a change of symmetry resolves the degeneration of valence band for the heavy holes and light holes, and there is caused increase of hole mobility in the channel region. With this, the operational speed of the transistor is improved. Such increase of hole mobility caused by the stress induced locally in a channel region and associated improvement of the transistor operational speed appear especially conspicuously in the ultrafine semiconductor devices having a gate length of 100 nm or less. -
-
Patent Reference 1 U.S. Pat. No. 6,621,131 -
Patent Reference 2 Japanese Laid-Open Patent Application 2004-31753 -
Patent Reference 3 Japanese Laid-Open Patent Application 8-167718 - Non-Patent
Reference 1 Thompson, S. E., et al., IEEE Transactions on Electron Devices, vol. 51, No. 11, November, 2004, pp. 1790-1797 - Meanwhile, it is generally practiced, in semiconductor integrated circuits, that such a high speed p-channel MOS transistor is used to form a CMOS device together with an n-channel MOS transistor formed on a common substrate. However, various problems are encountered when attempt is made to form the p-channel MOS transistor with an n-channel MOS transistor simultaneously on the same substrate.
- While the uniaxial compressive stress in the channel region explained previously with reference to
FIG. 1 certainly contributes to the improvement of operational speed of the p-channel MOS transistors, the same uniaxial compressive stress applied to the channel region of the n-channel MOS transistor causes deterioration of operational speed in the n-channel MOS transistors. Thus, it is necessary to avoid occurrence of such a compressive stress in the device region of such an n-channel MOS transistor. - Further, it is preferable that the SiGe mixed
crystal regions gate electrode 3 when to improve the operational speed of the p-channel MOS transistor in accordance with the principle ofFIG. 1 , while this means that it is preferable to form the sidewall insulation films of the gate electrode as thin as possible such that the trenches formed in the silicon substrate for formation of the SiGe mixedcrystal layers - On the other hand, when the thickness of the sidewall insulation film of the gate electrode is decreased in the n-channel MOS transistor in the same manner, the source region of n-type and the drain region of n-type are disposed too closely to each other in the device region, and there arises a problem that leakage current is caused to flow between the source and drain regions in the silicon substrate.
- In view of the situations explained above, there is a need of the technology capable of forming the gate sidewall insulation films to have as small thickness as possible in the p-channel MOS transistor and as large thickness as possible in the n-channel MOS transistor, when to realize the high-speed CMOS device by combining the p-channel MOS transistor of improved operational speed by the effect of the stress induced by the SiGe mixed crystal regions according to the mechanism explained with reference to
FIG. 1 , with an n-channel MOS transistor, and that there is a need of such a technology capable of reducing the number of fabrication steps as much as possible. - In a first aspect, the present invention provides a semiconductor integrated circuit device, comprising:
- a silicon substrate defined with a first device region and a second device region by a device isolation structure;
- an n-channel MOS transistor formed on said first device region; and
- a p-channel MOS transistor formed on said second device region,
- said n-channel MOS transistor comprising a first gate electrode carrying a pair of first sidewall insulation films formed on respectively sidewall surfaces thereof, and source and drain diffusion regions of n-type formed in said first device region at respective outer sides of said first sidewall insulation films,
- said p-channel MOS transistor comprising: a second gate electrode carrying a pair of second sidewall insulation films formed on respectively sidewall surfaces thereof; source and drain diffusion regions of p-type formed in said second device region at respective outer sides of said second sidewall insulation films; and first and second SiGe mixed crystal regions formed in said second device region epitaxially with respect to said silicon substrate, said first and second SiGe mixed crystal regions being formed so as to fill first and second trenches formed at respective, outer sides of said second sidewall insulation films, said first and second trenches being formed so as to be included in said p-type source diffusion region and said p-type drain diffusion region, respectively,
- each of said first and second SiGe mixed crystal regions being formed in a self-aligned relationship with regard to a surface of said second sidewall insulation film corresponding thereto,
- a distance between said n-type source diffusion region and said n-type drain diffusion region in said first device region being larger than a distance between said p-type source diffusion region and said p-type drain diffusion region in said second device region when compared at a bottom edge of said respective diffusion regions.
- In a second aspect, the present invention provides a semiconductor integrated circuit device, comprising:
- a silicon substrate defined with a first device region and a second device region by a device isolation structure;
- an n-channel MOS transistor formed on said first device region; and
- a p-channel MOS transistor formed on said second device region,
- said n-channel MOS transistor comprising a first gate electrode carrying a pair of first sidewall insulation films formed on respective sidewall surfaces thereof, and source and drain diffusion regions of n-type formed in said first device region at respective outer sides of said first sidewall insulation films,
- said p-channel MOS transistor comprising: a second gate electrode carrying a pair of second sidewall insulation films formed on respective sidewall surfaces thereof; source and drain diffusion regions of p-type formed in said second device region at respective outer sides of said second sidewall insulation films; and first and second SiGe mixed crystal regions formed in said second device region epitaxially with respect to said silicon substrate, said first and second SiGe mixed crystal regions being formed so as to fill first and second trenches formed at respective, outer sides of said second sidewall insulation films, said first and second trenches being formed so as to be included in said p-type source diffusion region and said p-type drain diffusion region, respectively,
- each of said first and second SiGe mixed crystal regions being formed in a self-aligned relationship with regard to a surface of said second sidewall insulation film corresponding thereto,
- wherein each of said first and second sidewall insulation films comprises: a lower sidewall insulation film of a material having resistance against HF; an intermediate sidewall insulation film of a material etched by HF and formed on said lower sidewall insulation film; and an upper sidewall insulation film of a material having resistance against HF and formed on said intermediate sidewall insulation film.
- In another aspect, the present invention provides a method of fabricating a semiconductor integrated circuit device, said semiconductor integrated circuit device comprising a silicon substrate defined with a first device region and a second device region by a device isolation structure, an n-channel MOS transistor formed on said first device region and having a first gate electrode pattern, and a p-channel MOS transistor formed on said second device region and having a second gate electrode pattern, said p-channel MOS transistor including p-type SiGe mixed crystal regions formed epitaxially to said silicon substrate at both lateral sides of a channel region right underneath said second gate electrode pattern, said method comprising the steps of:
- forming, in each of said first and second device regions, a first sidewall insulation film on respective sidewall surfaces of said first gate electrode pattern and said second gate electrode pattern by using a first material having resistance against HF;
- forming a source region and a drain region of p-type in said silicon substrate at both lateral sides of said second gate electrode pattern by conducing an ion implantation process of a p-type impurity element in said second device region while using said second electrode pattern and said fist sidewall insulation film on said second gate electrode pattern as a self-aligned mask;
- forming, in said first device region, a second sidewall insulation film having an etching selectivity to said first sidewall insulation film, on said first sidewall insulation film formed on said first gate electrode pattern;
- forming a source region and a drain region of n-type in said first device region at both lateral sides of said first gate electrode pattern, by conducting an ion implantation process of an n-type impurity element in said first device region while using said first gate electrode pattern, said first sidewall insulation film and said second sidewall insulation film on said first gate electrode pattern as a self-aligned mask;
- forming a mask insulation film so as to cover said first device region and expose said second device region;
- forming, after said step of forming said mask insulation film, first and second trenches at both lateral sides of said second gate electrode pattern with separation therefrom by said first sidewall insulation film, by etching said silicon substrate in said second device region while using said second gate electrode pattern and said first sidewall insulation film on said second gate electrode pattern as a mask; and
- forming, after said step of forming said first and second trenches, said p-type SiGe mixed crystal regions by causing an epitaxial growth of a p-type SiGe mixed crystal layer in said first and second trenches in a state in which said first device region is covered with said mask insulation film.
- In a further aspect, the present invention provides a method of fabricating a semiconductor integrated circuit device, said semiconductor integrated circuit device comprising a silicon substrate defined with a first device region and a second device region by a device isolation structure, an n-channel MOS transistor formed on said first device region and having a first gate electrode pattern, and a p-channel MOS transistor formed on said second device region and having a second gate electrode pattern, said p-channel MOS transistor including p-type SiGe mixed crystal regions formed epitaxially to said silicon substrate at both lateral sides of a channel region right underneath said second gate electrode pattern, said method comprising the steps of:
- forming a first sidewall insulation film on respective sidewall surfaces of said first gate electrode pattern and said second gate electrode pattern in said first and second device regions via a CVD oxide film, by using a first material having resistance against HF;
- forming a second sidewall insulation film on said first sidewall insulation film covering said first gate electrode pattern and said second gate electrode pattern in said first and second device regions, by using a second material having etching selectivity to said first material;
- forming a source region and a drain region of n-type at both lateral sides of said first gate electrode pattern by conducting an ion implantation process of an n-type impurity element into said silicon substrate in said first device region while using said first gate electrode pattern and said first and second sidewall insulation films on said first gate electrode pattern as a mask;
- forming a source region and a drain region of p-type at both lateral sides of said second gate electrode pattern by conducting an ion implantation process of a p-type impurity element into said silicon substrate in said second device region while using said second gate electrode pattern and said first and second sidewall insulation films on said second gate electrode pattern as a mask;
- forming a third sidewall insulation film on said respective sidewall surfaces of said first gate electrode pattern and said second gate electrode pattern in said first and second device regions, by using a third material having an etching selectivity to said first material;
- forming first and second buffer diffusion regions of n-type respectively underneath said n-type source and drain regions with a mutual separation by conducting an ion implantation process of an n-type impurity element in said first device region while using said first gate electrode pattern and said first through third sidewall insulation films on said first gate electrode pattern as a mask;
- forming first and second buffer diffusion regions of p-type respectively underneath said p-type source and drain regions with a mutual separation, by conducting an ion implantation process of a p-type impurity element in said second device region while using said second gate electrode pattern and said first through third sidewall insulation films on said second gate electrode pattern as a mask;
- removing, in said first and second device regions, said second and third sidewall insulation films from said sidewall surfaces of said first and second gate electrodes by an etching process using HF;
- forming a fourth sidewall insulation films having resistance to HF on each of said first and second gate electrodes in said first and second device regions;
- forming first and second trenches at both lateral sides of said second gate electrode by etching said silicon substrate in said second device region while using said second gate electrode and said first and fourth sidewall insulation films on said second gate electrode as a mask; and
- filling said first and second trenches in said second device region by an epitaxial growth of a p-type SiGe mixed crystal layer.
- In a further aspect, the present invention provides a method of fabricating a semiconductor integrated circuit device, said semiconductor integrated circuit device comprising a silicon substrate defined with a first device region and a second device region by a device isolation structure, an n-channel MOS transistor formed on said first device region and having a first gate electrode pattern, and a p-channel MOS transistor formed on said second device region and having a second gate electrode pattern, said p-channel MOS transistor including p-type SiGe mixed crystal regions formed epitaxially to said silicon substrate at both lateral sides of a channel region right underneath said second gate electrode pattern, said method comprising the steps of:
- forming a first sidewall insulation film of a first material on respective sidewall surfaces of said first gate electrode pattern and said second gate electrode pattern in said first and second device regions;
- forming a source region and a drain region of n-type at both lateral sides of said first gate electrode pattern by conducting an ion implantation process of an n-type impurity element into said silicon substrate in said first device region while using said first gate electrode pattern and said first sidewall insulation film on said first gate electrode pattern as a mask;
- forming source and drain regions of p-type at both lateral sides of said second gate electrode pattern by conducting an ion implantation process of a p-type impurity element into said silicon substrate in said second device region while using said second gate electrode pattern and said first sidewall insulation film on said second gate electrode pattern as a mask;
- forming a second sidewall insulation film on said fist sidewall insulation film in each of said first gate electrode pattern and said second gate electrode pattern in said first and second device regions;
- forming first and second buffer diffusion regions of n-type respectively underneath said source and drain regions of n-type with a mutual separation and with a lower impurity concentration level, by conducting an ion implantation process of an n-type impurity element into said first device region while using said first gate electrode pattern and said first and second sidewall insulation film s on said first gate electrode pattern as a mask;
- forming first and second buffer diffusion regions of p-type respectively underneath said source and drain regions of p-type with mutual separation and with a lower impurity concentration level, by conducting an ion implantation process of a p-type impurity element into said silicon substrate in said second device region while using said second gate electrode pattern and said first and second sidewall insulation films on said second gate electrode apttern as a mask;
- removing said first and second sidewall insulation films in said first and second device regions from said sidewall surfaces of said first and second gate electrodes by etching;
- forming a third sidewall insulation film having resistance to HF on each of said first and second gate electrodes in said first and second device regions;
- forming first and second trenches at both lateral sides of said second gate electrode by etching said silicon substrate in said second device region while using said second gate electrode and said third sidewall insulation film on said second gate electrode as a mask; and
- filling said first and second trenches in said second device region by an epitaxial growth of a p-type SiGe mixed crystal layer.
- According to the present invention, a large uniaxial stress is induced in the channel region of the p-channel MOS transistor by forming the p-type SiGe mixed crystal regions so as to fill the trenches at both lateral sides of the channel region and such that the p-type SiGe mixed crystal regions are located closely to the channel region. At the same time, the present invention secures a sufficient distance, in the n-channel MOS transistor formed on the same silicon substrate, between the deep source and drain diffusion regions formed in the silicon substrate. Thereby, it becomes possible to suppress the leakage current between the source region and the drain region of the n-channel MOS transistor effectively.
- Here, it should be noted that a high quality crystal film is required for the SiGe mixed regions in such a p-channel MOS transistor that induces a uniaxial compressive stress in the channel region by filling the trenches with the SiGe mixed crystal. In order to form such a SiGe mixed crystal layer of high quality, it is not only sufficient to form the trenches by using a self-aligned process such that the trenches are formed as close to the channel region as possible, but it is also necessary to clean the surface of the trenches with an HF etchant, such that oxides or other impurities that may cause blockade of crystal growth of SiGe are removed.
- It should be noted that the present invention solves the foregoing problem by using a material resistant to HF for the sidewall insulation film of the gate electrode of the p-channel MOS transistor and at the same time suppresses the leakage current by securing a large distance, in the silicon substrate, between the deep source and drain regions in the n-channel MOS transistor, by increasing the thickness of the sidewall insulation film of the gate electrode.
- Further, the present invention can suppress the erosion of the CVD oxide film covering the surface of the first and second gate electrodes by HF, by forming each of the first and second sidewall insulation films in the form of lamination of: the lower sidewall insulation film resistant to HF; the intermediate sidewall insulation film formed on the lower sidewall insulation film and not resistant to HF; and the upper sidewall insulation film formed on the intermediate sidewall insulation film with resistance to HF. Thereby, the electrical properties of the semiconductor integrated circuit device is improved significantly.
- Particularly, it is desirable with the present invention to interpose a film experiencing etching by HF, such as a CVD oxide film, between the gate electrode and the HF-resistant sidewall film and between the HF-resistance sidewall insulation film and the silicon substrate, for improvement of the interface characteristics. Thereby, the present invention avoids the problem of such a film not resistant to HF being etched by the cleaning processing conducted by HF at the time of forming the trenches, by forming the HF-resistant sidewall insulation film on the gate electrode via the film not resistant to HF, and then processing the structure thus obtained with an HF etchant to remove a part of the foregoing film not resistant to HF at the top surface of the gate electrode and at the sidewall surface of the sidewall insulation film. Thereby, a slit structure is formed in correspondence to such a part. Further, the present invention fills such a slit with a film resistant to HF. With the structure thus obtained, no such a slit is formed anymore even when an HF treatment is conducted later at the time of formation of the trenches.
- Other objects and further features of the present invention will become apparent from the following detailed description when read in conjunction with the attached drawings.
-
FIG. 1 is a diagram explaining the principle of a p-channel MOS transistor that uses SiGe compressive stressors for improvement of the device operational speed; -
FIGS. 2A-2F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a first embodiment of the present invention; -
FIG. 3 is a diagram showing the construction of a p-channel MOS transistor constituting a semiconductor integrated circuit device according to an embodiment of the present invention; -
FIGS. 4A-4F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a second embodiment of the present invention; -
FIGS. 5A-5F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a third embodiment of the present invention; -
FIGS. 6A-6I are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a fourth embodiment of the present invention; -
FIGS. 7A-7H are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a fifth embodiment of the present invention; -
FIG. 8 is a diagram explaining the problem addressed in a sixth embodiment of the present invention; -
FIG. 9 is a diagram showing the principle of the sixth embodiment of the present invention; -
FIGS. 10A-10D are diagrams showing the process of forming the structure ofFIG. 9 ; -
FIGS. 11A and 11B are diagrams showing another example of the process of the sixth embodiment: -
FIG. 12 is a diagram showing an example of the structure obtained with the sixth embodiment for the state before the trench formation step. -
FIGS. 2A-2F are diagrams showing the fabrication process of a semiconductor integrated circuit device according to a first embodiment of the present invention. - Referring to
FIG. 2A , asilicon substrate 11 is defined with adevice region 11A for an n-channel MOS transistor and adevice region 11B for a p-channel MOS transistor by an STIdevice isolation structure 11I, wherein thedevice region 11A is doped to p-type and forms a p-type well while thedevice region 11B is doped to n-type and forms an n-type well. Further, while not illustrated, there is conducted an ion implantation of a p-type impurity element in thedevice region 11A at a surface part of thesilicon substrate 11 for the purpose of threshold control of the n-channel MOS transistor. Similarly, there is conducted an ion implantation of an n-type impurity element in thedevice region 11B at a surface part of thesilicon substrate 11 for the purpose of threshold control of the p-channel MOS transistor. - On the
device region 11A, there is formed apolysilicon gate electrode 13N via agate insulation film 12 of thermal oxide film or SiON film, or alternatively a high-K dielectric. Similarly, apolysilicon gate electrode 13P is formed on thedevice region 11B via the samegate insulation film 12, wherein it should be noted that source anddrain extension regions 11 aN and 11 bN of n-type are formed in thesilicon substrate 11 in correspondence to thedevice region 11A at both lateral sides of thepolysilicon gate electrode 13N and source anddrain extension regions 11 aP and 11 bP of p-type are formed in thesilicon substrate 11 in correspondence to thedevice region 11B at both lateral sides of thepolysilicon gate electrode 13P, by introducing an n-type impurity element and a p-type impurity element separately into thedevice regions gate electrode - Here, it should be noted that the SiON film used for the gate insulation film may be formed by plasma nitridation of a thermal oxide film or by a direct plasma CVD process. Further, in the case a high-K dielectric film is used for the gate insulation film, it is possible to use a metal oxide such as HfO2, ZrO2 or Al2O3 or a metal silicate such as HfSiO4 or ZrSiO4, wherein these high-K dielectric films may be formed by an MOCVD process or atomic layer CVD process (so-called ALD process).
- Next, in the step of
FIG. 2B , a CVD oxide film 13O is formed on the surface of thesilicon substrate 11 so as to cover thepolysilicon gate electrodes silicon substrate 11 and the surface of thepolysilicon gate electrodes polysilicon gate electrodes - It should be noted that such a sidewall insulation film 13WM can be formed by depositing an SiON film or an SiN film on the structure of
FIG. 2A by a low temperature process of 600° C. or lower such that there is caused no disturbance in the impurity concentration profile in the foregoing source and drain extension regions, followed by an etch back process conducted until the surface of thesilicon substrate 11 is exposed. - Further, in the step of
FIG. 2B , thedevice region 11B is covered with a resist film not illustrated, and an n-type impurity element such as As+ is introduced under the acceleration voltage of 10 keV with a dose of 3×1015 cm−2 while using thegate electrode 13N, the sidewall oxide films 13O, and the sidewall insulation films 13WN as a mask. With this, deep n-type diffusion regions are formed at the respective outer sides of the sidewall insulation films 13WN as the source and drain regions 11SN and 11DN of the n-channel MOS transistor. - Further, in the step of
FIG. 2B , thedevice region 11A is covered with a resist film not illustrated, and a p-type impurity element such as B+ is introduced under the acceleration voltage of 3 keV with a dose of 1×1015 cm−2 while using thegate electrode 13P, the sidewall oxide films 13O and the sidewall insulation films 13WN as a mask. With this, deep p-type diffusion regions are formed at the respective outer sides of the sidewall insulation films 13WN as the source and drain regions 11SP and 11DP of the p-channel MOS transistor. - Further, in the step of
FIG. 2B , buffer source and drain regions 11SPb and 11DPb of p−-type are formed respectively underneath the p-type source and drain regions 11SP and 11DP for the purpose of improving the breakdown voltage of the source and drain regions 11SP and 11DP, by conducting an ion implantation process of a p-type impurity element such as B+ into thedevice region 11B with a larger acceleration voltage of 10 keV and smaller dose of 1×1013 cm−2, while using thepolysilicon gate electrode 13P, the sidewall oxide films 13O, and the sidewall insulation films 13WN as a mask. - Next, in the step of
FIG. 2C , asilicon oxide film 14 is formed on the structure ofFIG. 2B by a CVD process with a thickness of 50 nm, followed by removal of thesilicon oxide film 14 from thedevice region 11B in the state that thedevice region 11A is covered by a resist mask R1. - Further, in the step of
FIG. 2C , a dry etching process or a wet etching process that uses an organic alkaline etchant is applied to thesilicon substrate 11 in thedevice region 11B in the state that thedevice region 11A is covered with the resist mask R1 while using thepolysilicon gate electrode 13P and the sidewall insulation films 13WN as a self-aligned mask. Here, it is possible to use the dry etching process and wet etching process may be conducted in appropriate combination. - Further, in the step of
FIG. 2C , trenches 11TA and 11TB are formed at respective outer sides of the sidewall insulation films 13WN with a depth not exceeding the depth of the source and drain regions 11SP and 11DP, such as the depth of 40 nm. Here, it should be noted that this step of forming the trenches 11TA and 11TB can be conducted after removal of the resist mask R1. - After formation of the trenches 11TA and 11TB, the structure thus obtained is subjected to a wet etching process by using HF, and the impurities such as etching residue are removed from the bottom surface and sidewall surface of the trenches 11TA and 11TB.
- Further, in the step of
FIG. 2C , it should be noted that thepolysilicon gate electrode 13P undergoes partial etching with the formation of the trenches 11TA and 11TB in thesilicon substrate 11. - Next, in the step of
FIG. 2D , the resist film R1 is removed, and the structure thus obtained is introduced into a low-pressure CVD apparatus. Thereby, source gases of silane (SiH4) and germane (GeH4) are introduced together with a p-type dopant gas such as diborane at the substrate temperature of 600° C. or less, and p-type SiGemixed crystal layers - For example, the growth of such SiGe
mixed crystal layers - With the epitaxial growth of the p-type SiGe
mixed crystal layers polysilicon gate electrode 13P. Thereby, it should be noted that the growth of the SiGe layers 14A-14C is conducted for 1-40 minutes, and as a result, the SiGemixed crystal layers silicon substrate 11 and thegate insulation film 12. - As a result of the formation of the SiGe
mixed crystal layers gate insulation film 12, and there is caused a significant increase of mobility for the holes transported through the channel region. - Further, because the low temperature growth is made over a limited area with the present invention, it is confirmed that the SiGe layers 14A and 14B thus grown can contain Ge with an atomic concentration level of 28%, without deteriorating the crystal quality, wherein it should be noted that this concentration of 28% exceeds the atomic concentration of 20%, which has been recognized as the limiting concentration of Ge that a SiGe layer can contain when to cause epitaxial growth of such a SiGe layer on a silicon substrate.
- With the structure of
FIG. 2D , it should be noted that the trenches 11TA and 11TB are formed in the step ofFIG. 2C while using the sidewall insulation film 13WN as a self-aligned mask. Thus, the SiGemixed crystal layers - Further, in the step of
FIG. 2E , theCVD oxide film 14 remaining in thedevice region 11A is etched back until the surface of thesilicon substrate 11 is exposed, and as a result, there are formed outersidewall oxide films 14W in thedevice region 11A at further outer sides of the SiN sidewall insulation films 13WN on thegate electrode 13N, and buffer source and drain regions 11SNb and 11Dnb of n−-type are formed in the silicon substrate at a deeper level of the source and drain regions 11SN and 11DN by conducting an ion implantation process of an n-type impurity element such as P+ into thedevice region 11B under the acceleration voltage of 15 keV with a dose of 7×1013 cm−2 in the state thedevice region 11B is covered by a resist mask not illustrated while using thepolysilicon gate electrode 13N, the sidewall oxide films 13O, the sidewall insulation films 13NW and the outersidewall oxide films 14W as a mask. - By forming such buffer source and drain regions 11SNb and 11DNb at further outer sides of the outer
sidewall oxide films 14W, it becomes possible with the present embodiment to secure a sufficient distance between the diffusion regions 11SNb and 11DNb, and occurrence of leakage current via such diffusion regions is effectively suppressed. - After the step of
FIG. 2E , a salicide process is conducted, and asilicide layer 16 of nickel silicide, cobalt silicide, or the like, is formed on the n-type source and drain regions 11SN and 11DN, p-type source and drain regions 11SP and 11DP, the n-typepolysilicon gate electrode 13N and the p-typepolysilicon gate electrode 13P. - Thus, according to the present invention, it becomes possible to construct a high speed CMOS device by forming an n-channel MOS transistor and a p-channel MOS transistor on a common substrate.
- Particularly, it is possible with the present invention to expose a crystal surface such as Si(111) surface at the sidewall surface of the trenches 11TA and 11TB, by using a wet etching process in the trench formation step of
FIG. 2C , and it becomes possible with the process ofFIG. 2D to improve the quality of the SiGemixed crystal layers - Further, by combining a dry etching process and a wet etching in the foregoing step of forming the trenches, it becomes possible to form the sidewall surfaces of the trenches 11TA and 11TB to have the shape of a wedge invading toward the channel region right underneath the
gate insulation film 12, as shown inFIG. 3 . In this case, the tip end part of the SiGemixed crystal layers - Furthermore, by forming diffusion region 11SPb and 11DPb of p−-type respectively underneath the p-type source and drain regions 11SP and 11DP in the
device region 11B in the process ofFIG. 2B of the present embodiment, it becomes possible to avoid sharp change of impurity concentration at the p/n junction right underneath the p-type source and drain regions 11SP and 11DP even in the case the SiGemixed crystal layers - Next, fabrication process according to a second embodiment of the present invention will be described with reference to
FIGS. 4A-4F , wherein those parts corresponding to the parts described previously are designated by the same reference numerals and the description thereof will be omitted. - Referring to
FIGS. 4A-4F , the process ofFIGS. 4A and 4B are identical with the process ofFIGS. 2A and 2B , and thus, the description thereof will be omitted. - In the present embodiment, the outside
sidewall oxide films 14W are formed at the outer sides of the sidewall insulation films 13WN with the thickness of about 40 nm in the process ofFIG. 4C by the deposition and etch back of the CVD oxide film in both of thedevice regions silicon substrate 11 in thedevice region 11A while using the gate electrode 12N, the sidewall oxide films 13O and the sidewall insulation films 13WN as a mask. Here, it should be noted that the foregoing deposition of the CVD oxide film is preferably conducted by a plasma CVD process at the temperature of 600° C. or lower. - Further, in the step of
FIG. 4D , aCVD oxide film 15 is formed on the structure ofFIG. 4C with the thickness of about 50 nm, and a resist pattern R2 that coversdevice region 11A is formed similarly toFIG. 2C . Furthermore, while using the resist pattern R2 as a mask, theCVD oxide film 15 is removed in thedevice region 11B by an etching processing, which may be any of anisotropic dry etching, wet etching in HF, or a suitable combination of these. - Further, in the step of
FIG. 4E , thesilicon substrate 11 is etched in thedevice region 11B similarly to the case ofFIG. 2C while using the sidewall insulation films 12WN, the sidewall oxide films 12O and the polysilicongate electrode pattern 13P as a self-aligned mask, to form trenches 11TA and 11TB. In the step ofFIG. 4E , it can be seen that, with formation of the trenches 11TA and 11TB, the top part of thepolysilicon gate electrode 13P is also removed as a result of the etching. Here, it should be noted that the deposition of theCVD oxide film 15 is preferably conducted by a plasma CVD process at the temperature of 600° C. or less. - Further, in the step of
FIG. 4F , the SiGemixed crystal layers FIG. 2D explained previously. Thereby, it should be noted that there occurs no growth of SiGe mixed crystal layers on thedevice region 11A covered with theCVD oxide film 15. Further, it should be noted that there occurs a growth ofpolycrystalline SiGe layer 14C on thepolysilicon gate electrode 13P simultaneously to the growth of the SiGemixed crystal layers - Further, in the step of
FIG. 4F , theCVD oxide film 15 is removed by a wet etching process, and asilicide layer 16 is formed on the exposed n-type source and drain regions 11SN and 11DN, the p-type source and drain regions 11SP and 11DP, the n-typepolysilicon gate electrode 13P and further on the p-typepolysilicon gate electrode 13P. - According to the present embodiment, it should be noted that formation of the SiGe
mixed crystal regions mixed crystal regions FIG. 2E . Thus, the SiGemixed crystal layers mixed crystal layers mixed crystal layers FIG. 4F that the surface of the SiGemixed crystal layers - Next, the fabrication process of the semiconductor integrated circuit according to a third embodiment of the present invention will be explained with reference to
FIG. 5A-5F , wherein those parts corresponds to the parts explained previously are designated by the same reference numerals and the explanation thereof will be omitted. - Referring to
FIG. 5A-5F , the process ofFIG. 5A is identical to the process ofFIG. 2A orFIG. 4A explained previously and the explanation thereof will be omitted. - In the process of
FIG. 5B , the SiN sidewall insulation films 13WN are formed on the respective sidewall surfaces of thepolysilicon gate electrodes FIG. 4B , except that no further ion implantation process is conducted in the step ofFIG. 5B in the present embodiment and the process proceeds to the step ofFIG. 5C . - In the step of
FIG. 5C , the outersidewall oxide films 14W are formed at respective outer sides of the SiN or SiON sidewall insulation films 13WN covering each of thepolysilicon gate electrodes device regions FIG. 2E , thedevice region 11B is covered with a resist mask not illustrated. - Further, ion implantation of an n-type impurity element such as P+ or As+ is conducted into the
device region 11A while using thepolysilicon gate electrode 13N, the CVD oxide films 13O, the sidewall insulation films 13WN and the outersidewall oxide films 14W as a mask, and with this, buffer source and drain diffusions of n−-type similar to the buffer source and drain diffusion regions 11SNb and 11DNb are formed in thesilicon substrate 11 at the outer sides of the outersidewall insulation films 14W. - Further, in the step of
FIG. 5D , the outersidewall oxide films 14W are removed at thedevice regions device region 11B by a resist mask (not shown) and by introducing an n-type impurity element such as P+ or As+ into the device region 11 a by an ion implantation process while using thepolysilicon gate electrode 13N, the sidewall oxide films 13O and the sidewall insulation films 13WN as a self-aligned mask. - Further, in the step of
FIG. 5D , thedevice region 11A is covered by a resist mask (not shown) and B+ is introduced into thedevice region 11B by an ion implantation process under the acceleration voltage of 3 keV and the dose of 1×1015 cm−2, and with this, p-type source and drain regions 11SP and 11DP are formed in thesilicon substrate 11 at the level deeper than the source anddrain extension regions 11 aP and 11 bP. - Further, in the step of
FIG. 5D , ion implantation of B+ is subsequently conducted into thedevice region 11B under the acceleration voltage of 10 keV with the dose of 1×1013 cm−2, and the buffer source regions 11SPb and 11DPb of p−-type are formed at the level deeper than the foregoing source and drain regions 11SP and 11DP of p-type. - Further, in the step of
FIG. 5E , thedevice region 11A is covered by an oxide film similar to theCVD oxide film 15 used with the step ofFIG. 4E explained before, and the trenches 11TA and 11TB are formed in thedevice region 11B at both lateral sides of thegate electrode 13P similarly to the step ofFIG. 2C orFIG. 4E while using thepolysilicon gate electrode 13P, the sidewall oxide films 13O and the sidewall insulation films 13WN as a mask. With the formation of the trenches, it should be noted that the top part of the p-type polysilicongate electrode pattern 13P also experiences etching. - Further, in the step of
FIG. 5F , the SiGemixed crystal layers FIG. 2D orFIG. 4F , and as a result, a large uniaxial compressive stress is induced in the channel region right underneath thegate electrode 13P. Further, there occurs a growth of the p-typepolycrystalline SiGe layer 14C on the p-typepolysilicon gate electrode 13P at the same time. - In the step of
FIG. 5F , there are further formed the silicide layers 16 on the exposed surface of the SiGemixed crystal layers polysilicon SiGe layer 14C and further on the n-type source and drain regions 11SN and 11DN and on the n-typepolysilicon gate electrode 13N. - With the process of
FIGS. 5A-5F , too, it is possible to form the SiGemixed crystal layers polysilicon gate electrode 13P. - Next, a method of fabricating a semiconductor integrated circuit device according to a fourth embodiment of the present invention will be explained with reference to
FIGS. 6A-6I , wherein those parts corresponding to the parts explained previously are designated by the same reference numerals and the decryption thereof will be omitted. - Referring to
FIG. 6A , it should be noted that thepolysilicon gate electrode 13N is formed in thedevice region 11A and thepolysilicon electrode 13P is formed in thedevice region 11B, respectively via the gate insulation film, and the inner sidewall oxide films 13WO are formed on the respective sidewall surfaces of the gate electrode N13 and P13 in the step ofFIG. 6B with the thickness of about 5 nm by a thermal oxidation process and subsequent etch back process. - It should be noted that the foregoing etch back process is conducted such that the surface of the
silicon substrate 11 is exposed, wherein the step ofFIG. 6B further includes the steps of forming inner sidewall nitride films 13WNi of SiN with the thickness of typically 5 nm, by depositing an SiN film so as to cover the inner sidewall oxide films WO, and etching back the SiN film thus deposited. It should be noted that this etch back process for forming the inner sidewall nitride films 13WNi is conducted also until the surface of thesilicon substrate 11 is exposed. - Further, in the step of
FIG. 6B , ion implantation of a p-type impurity element such as B+ is conducted in thedevice region 11B to form the source anddrain extension regions 11 aP and 11 bP. - Next, in the step of
FIG. 6C , further sidewall oxide films 13Oi are formed on the respective inner sidewall insulation films 13WNi in each of thepolysilicon gate electrodes device region 11B by an ion implantation process while using thepolysilicon gate electrode 13P, the inner sidewall-oxide films 13WO, the inner sidewall insulation films 13WNi and the sidewall oxide Next, in the step ofFIG. 6D , further sidewall oxide films 14Wi are formed on the respective sidewall oxide films 12Oi on each of thepolysilicon gate electrodes device regions device region 11A by conducting an ion implantation process similar to that ofFIG. 2E while using thepolysilicon gate electrode 13N, the inner sidewall oxide films 13WO, the inner sidewall insulation films 13WNi, the sidewall oxide films 13Oi and the sidewall oxide films 14Wi as the mask. Further, buffer source and drain regions 11SPb and 11DPb of p-type are formed in thedevice region 11B by conducting an ion implantation process similar to that ofFIG. 2E while using thepolysilicon gate electrode 13P, the inner sidewall oxide films 13WO, the inner sidewall insulation films 13WNi, the sidewall oxide films 13Oi and the sidewall oxide films 14Wi as the mask. - Next, in the step of
FIG. 6E , the sidewall oxide films 14Wi and 12Oi are removed by an HF processing and the inner sidewall insulation film 13WNi is exposed. Further, in thedevice region 11B, an ion implantation process similar to that ofFIG. 2A is conducted in thedevice region 11A while using thepolysilicon gate electrode 13P, the inner sidewall oxide films 13WO and the inner sidewall insulation films 13WNi as a mask, and the source anddrain extension regions 11 aN and 11 bN of n-type are formed. - Further, in the step of
FIG. 6E , the sidewall oxide films and sidewall nitride films corresponding to the sidewall oxide film 13O and the sidewall nitride film 13WN are formed on the innder sidewall insulation films 13WNi in each of thepolysilicon gate electrodes - Further, in the step of
FIG. 6F , the structure ofFIG. 6E is covered with theCVD oxide film 15, and theCVD oxide film 15 is removed from thedevice region 11B while using the resist pattern R3 as a mask. Further, by conducting the processes respectively corresponding to the steps ofFIGS. 5D-5F in the steps ofFIGS. 6G-6I , a structure identical with the structure ofFIG. 5F except for the structure of the sidewall insulation films of thepolysilicon gate electrodes FIG. 6I . - In the previous embodiment, it should be noted that the
CVD oxide film 13P covering the sidewall surfaces of thepolysilicon gate electrode silicon substrate 11 in the vicinity of the channel region at the time of HF processing such as HF etching process conducted after formation of the trenches 11TA and 11TB in the step ofFIG. 2C ,FIG. 4E orFIG. 5E . Thus, there has been a need of controlling the etching condition in order to avoid such etching. - With the present embodiment, on the other hand, there are formed inner sidewall insulation films 13WNi at the outer sides of the sidewall oxide films 13WO of the
polysilicon gate electrode 13P (and also thepolysilicon gate electrode 13N) such that the inner sidewall insulation films 13WNi reach the surface of thesilicon substrate 11. Thus, there is no chance for HF to invade into thegate insulation film 12 right underneath thegate electrode gate insulation film 12, even when the processing including the HF processing is conducted repeatedly. Thereby, fabrication of the semiconductor device is facilitated and improvement is made also with the yield. - Here, it should be noted that the inner sidewall insulation film 13WNi is provided merely for blocking the invasion of HF, and thus, there is no need for the inner sidewall insulation film 13WNi to have a substantial thickness. For example, the thickness of about 5 nm would be sufficient for this purpose.
- In the present embodiment, the distance between the SiGe
mixed crystal layer mixed crystal layers - Next, a fifth embodiment of the present invention will be described with reference to
FIGS. 7A-7H , wherein those parts corresponding to the parts described previously are designated by the same reference numerals and the description thereof will be omitted. - Referring to
FIG. 7A , thepolysilicon gate electrode 13N of n-type is formed on thesilicon substrate 11 in thedevice region 11A, and thepolysilicon gate electrode 13P of p-type is formed on thesilicon substrate 11 in thedevice region 11B, wherein thepolysilicon gate electrodes silicon substrate 11 via thegate insulation film 12 of SiON, or the like. - Next, in the step of
FIG. 7B , a p-type impurity element is introduced into thedevice region 11B while using thepolysilicon gate electrode 13P as a mask, and there are formed p-type source anddrain extension regions 11 aP and 11 bP in thesilicon substrate 11 in correspondence to thedevice region 11B at both lateral sides of thepolysilicon gate electrode 13P. - Further, in the step of
FIG. 7B , sidewall oxide films SW1 are formed on each of thepolysilicon gate electrodes FIG. 7B further includes the step of forming the source and drain diffusion regions 11SN and 11DN of n-type in thesilicon substrate 11 by introducing an n-type impurity element into thedevice region 11A by an ion implantation process while using thepolysilicon gate electrode 13N and the sidewall oxide films SW1 thereon as a mask, similarly to the step ofFIG. 2B . - Further, in the step of
FIG. 7B , a p-type impurity element is introduced into thedevice region 11B by an ion implantation process similarly to the step ofFIG. 2B while using thepolysilicon gate electrode 13P and the sidewall oxide films SW1 as a mask. With this, the p-type source and drain regions 11SP and 11DP are formed. - Further, in the step of
FIG. 7C , sidewall oxide films SW2 are formed on the respective sidewall oxide films SW1 in each of thepolysilicon gate electrodes device region 11A by an ion implantation process similarly to the step ofFIG. 2C while using thepolysilicon gate electrode 13N and the sidewall oxide films SW1 and SW2 as a mask. Withy this, buffer source and drain diffusion regions 11SNb and 11DNb of n−-type is formed at a deeper level than the source and drain regions 11SN and 11DN. - Further, in the step of
FIG. 7C , a p-type impurity element is introduced into thedevice region 11B while using thepolysilicon gate electrode 13P and the sidewall oxide films SW1 and SW2 as a mask, and the buffer source and drain regions 11SPb and 11DPb of n−-type are formed at a deeper level than the source and drain regions 11SP and 11DP. - Next, in the step of
FIG. 7D , the sidewall oxide films SW1 and SW2 are removed from the sidewall surfaces of thepolysilicon gate electrodes device region 11A and thedevice region 11B to form the source anddrain extension regions 11 aN and 11 bN of n-type in thedevice region 11A at both lateral sides of thegate electrode 13N and the source anddrain extension regions 11 aP and 11 bP of p-type in thedevice region 11B at both lateral sides of thegate electrode 13P. - Further, in the step of
FIG. 7D , formation of the CVD oxide film 13O is conducted, followed by formation of the sidewall insulation films 13WN of SiN by conducting a CVD process of an SiN film and an etch back process of the same conducted such that the surface of thesilicon substrate 11 is exposed at thedevice regions - Next, in the step of
FIG. 7E , theCVD oxide film 15 is formed on the structure ofFIG. 7D , followed by removal of the same from thedevice region 11B while using a resist pattern R4 formed on thedevice region 11A as a mask. - Further, in the step of
FIG. 7F , the trenches 11TA and 11TB are formed in thedevice region 11B while using theCVD oxide film 15 remaining in thedevice region 15 as a mask and while using thepolysilicon gate electrode 13P and the sidewall insulation films 13O and 13WN as a self-aligned mask, similarly to the step ofFIG. 7G explained before except for the structure of the gate sidewall insulation films. - Further, by conducting the steps of
FIGS. 7G-7H similarly to the steps ofFIGS. 6H-6I , a semiconductor device having a structure similar to the one shown inFIG. 6I except for the structure of the sidewall insulation films, is obtained in the step ofFIG. 7H . - In each of the embodiments explained heretofore, it should be noted that there is formed a CVD oxide film 13O between the
polysilicon gate electrode polysilicon gate electrode - Thereby, it should be noted that the part of the CVD oxide film 13O extending along the sidewall surface of the
polysilicon gate electrode 13P is exposed at the top part of thepolysilicon gate electrode 13P. Further, the CVD oxide film 13O extends continuously between the SiN sidewall insulation film 13WN and the surface of thesilicon substrate 11 and is exposed at the bottom part of the sidewall surface of the SiN sidewall insulation film 13WN. - On the other hand, such a CVD oxide film 13O experiences etching at such exposed parts when an HF processing is conducted at the time of formation of the trenches 11TA and 11TB for cleaning of the trench sidewall surfaces as shown in
FIG. 8 , and there is formed a deep slit at such exposed part of the CVD oxide film 13O. - It should be noted that such a slit is formed not only at the time of formation of the trenches in the step of
FIG. 2C but also removing the outer sidewall insulation films 14Wi by an HF processing. In the example ofFIG. 5D , it should be noted that such a slit is formed not only in the p-channel MOS transistor but also in the n-channel MOS transistor. - Particularly, at the time of trench formation in such a
silicon substrate 11, it should be noted that the top part of thepolysilicon gate 13P itself is removed by etching, and thus, the CVD oxide film 13O is exposed over a wide area. Thereby, such exposed part of the CVD oxide film 13O is subjected to etching at the time of the HF processing. - As a result of such an etching of the CVD oxide film 13O, there are formed deep slits at the sidewall surface and at the bottom surface of the gate electrode as noted above, wherein such slots may become a void accumulating therein impurities or defects in the subsequent processes.
- Thus, with the sixth embodiment of the present invention, the exposed part of the CVD oxide film 13O, in which there may be caused etching at the time of the HF processing, is subjected to a controlled HF processing to form a shallow slit and fill such a shallow slit with a layer 13Wn resistant to HF, as shown in
FIG. 9 , before formation of the trenches. -
FIGS. 10A-10D are diagrams showing such a step of filling the part of the CVD oxide film 13O etched by HF with the film 13Wn having resistance against HF, before the HF treatment process. WhileFIGS. 10A-10D are for the case of a p-channel MOS transistor, the same process is applicable also to an n-channel MOS transistor. - Referring to
FIGS. 10A-10D ,FIG. 10A corresponds to the state ofFIG. 2B, 4B or 5C, in which the SiN sidewall insulation film 13WN is formed further on the sidewall surfaces of thepolysilicon gate electrode 13P via the CVD oxide films 13O, wherein the structure ofFIG. 10A is processed in HF in the step ofFIG. 10B to form slits 13Os in the CVD oxide film 13O before proceeding to the step ofFIG. 2C . Thereby, the slits 13Os are formed preferably with a depth of 20-30 nm, in view of the depth of etching occurring in thepolysilicon gate electrode 13P during the trench formation step to be conducted later, such that the depth of the slits 13Os becomes at least equal to the foregoing etching depth of thepolysilicon gate electrode 13P. - Next, in the step of
FIG. 10C , anSiN film 18N is deposited on the structure ofFIG. 10B by a CVD process that uses an organic silicon source material and ammonia, such that theSiN film 18N fills the slits 13Os. - For example, it is possible to fill the slits 13Os with the
SiN film 18N in correspondence to the film 13Wn ofFIG. 15 , by forming theSiN film 18N on thesilicon substrate 11 with the thickness of 5 nm or less, by supplying bis-tertiary butylaminosilane (BTBAS) for the organic silicon source with a flow rate of 20-400 SCCM, preferably 80-200 SCCM and supplying an ammonia gas with the flow rate of 10-2000 SCCM, particularly 30-500 SCCM, under the pressure of 0.1-1000 Pa, preferably 5-100 Pa at the substrate temperature of 300-700° C., preferably 450-650° C. - With the step of
FIG. 10C , theoxide film 14 is deposited further on the sidewall insulation films 13W, and thesidewall oxide films 14W are formed on the SiN sidewall insulation films 13W in the step ofFIG. 10D by etching back theoxide film 14 including theSiN film 18N until thesilicon substrate 11 is exposed. - Here, it should be noted that the step of
FIG. 10C can be conducted to form an SiON film in place of theSiN film 18N, by conducting the step ofFIG. 10C by supplying BTBAS for the organic silicon source with the flow rate of 20-400 SCCM, preferably 80-200 SCCM and an N2O gas with the flow rate of 10-5000 SCCM, preferably 30-1000 SCCM under the pressure of 0.1-3000 Pa, preferably 5-300 Pa at the substrate temperature of 300-650° C., preferably 450-580° C. By using an SiON film for the HF resistant layer 13Wn, it becomes possible to improve the interface characteristics with regard to thesilicon substrate 11 or the polysilicon gate electrode. - In the step of
FIG. 10C , it should be noted that thepolysilicon gate electrode 13P makes a direct contact with an SiN film at the top part of thegate electrode 13P in the case an SiN film is used for the HF-resistant film 18N. Even in such a case, there arises no problem, as silicide is formed later in such a part. - After the step of
FIG. 10D , the process proceeds to the any of the steps ofFIG. 2D ,FIG. 4E ,FIG. 5E andFIG. 6G . - Here, it should be noted that the process of
FIGS. 10C and 10D may be modified as shown inFIGS. 11A and 11B in view of the process ofFIG. 2C . - In the step of
FIG. 11A , it should be noted that the formation of theCVD oxide film 14 is omitted, and as a result, theSiN film 18N deposited with a small thickness on thesilicon substrate 11 is removed by the etch back process ofFIG. 11B . - It should be noted that such an HF resistance film 13Wn is formed not only in the p-channel MOS transistor but also in the n-channel MOS transistor, and as a result, the structure shown in
FIG. 12 is formed on the silicon substrate after the step ofFIG. 2B but before starting the step ofFIG. 2C . - Further, it is possible with the present invention to carry out the step of
FIG. 10C by an atomic CVD process providing excellent step coverage, in which the SiN film or the SiON film is deposited one atomic layer by one atomic layer. - Further, the present invention is not limited to the embodiments described heretofore, but various variations and modifications may be made without departing from the scope of the invention.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005004405A JP4361880B2 (en) | 2005-01-11 | 2005-01-11 | Manufacturing method of semiconductor integrated circuit device |
JP2005-004405 | 2005-01-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060151776A1 true US20060151776A1 (en) | 2006-07-13 |
US7378305B2 US7378305B2 (en) | 2008-05-27 |
Family
ID=36190419
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/132,325 Active 2025-11-09 US7378305B2 (en) | 2005-01-11 | 2005-05-19 | Semiconductor integrated circuit and fabrication process thereof |
Country Status (6)
Country | Link |
---|---|
US (1) | US7378305B2 (en) |
EP (1) | EP1679743B1 (en) |
JP (1) | JP4361880B2 (en) |
KR (1) | KR100669935B1 (en) |
CN (2) | CN101777516B (en) |
TW (1) | TWI261357B (en) |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060281271A1 (en) * | 2005-06-13 | 2006-12-14 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device having an epitaxial layer and device thereof |
US20060289856A1 (en) * | 2005-06-22 | 2006-12-28 | Fujitsu Limited | Semiconductor device and production method thereof |
US20070012913A1 (en) * | 2005-06-22 | 2007-01-18 | Fujitsu Limited | Semiconductor device and production method thereof |
US20070090462A1 (en) * | 2005-10-12 | 2007-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicided regions for NMOS and PMOS devices |
US20070235802A1 (en) * | 2006-04-05 | 2007-10-11 | Chartered Semiconductor Manufacturing Ltd | Method to control source/drain stressor profiles for stress engineering |
US20080023773A1 (en) * | 2006-07-28 | 2008-01-31 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20080272438A1 (en) * | 2007-05-02 | 2008-11-06 | Doris Bruce B | CMOS Circuits with High-K Gate Dielectric |
US20090065807A1 (en) * | 2007-09-07 | 2009-03-12 | Hiromasa Fujimoto | Semiconductor device and fabrication method for the same |
US20090085123A1 (en) * | 2007-09-28 | 2009-04-02 | Yoshihiro Sato | Semiconductor device and method for fabricating the same |
US20090108295A1 (en) * | 2007-10-31 | 2009-04-30 | Anthony Mowry | Dopant profile tuning for mos devices by adapting a spacer width prior to implantation |
CN100539182C (en) * | 2006-12-29 | 2009-09-09 | 台湾积体电路制造股份有限公司 | Semiconductor structure and metal oxide semiconductor device |
US20090236664A1 (en) * | 2005-06-13 | 2009-09-24 | Advanced Micro Devices, Inc. | Integration scheme for constrained seg growth on poly during raised s/d processing |
US20110031555A1 (en) * | 2006-10-05 | 2011-02-10 | Hung-Lin Shih | Metal oxide semiconductor transistor |
US7910996B2 (en) | 2005-09-21 | 2011-03-22 | Globalfoundries Inc. | Semiconductor device and method of manufacturing a semiconductor device |
US20110163388A1 (en) * | 2007-07-18 | 2011-07-07 | Panasonic Corporation | Semiconductor device and method for fabricating the same |
US20130252392A1 (en) * | 2010-05-20 | 2013-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Performing Enhanced Cleaning in the Formation of MOS Devices |
US8604554B2 (en) | 2009-10-23 | 2013-12-10 | Panasonic Corporation | Semiconductor device |
US20140038368A1 (en) * | 2009-09-01 | 2014-02-06 | International Business Machines Corporation | Embedded silicon germanium n-type filed effect transistor for reduced floating body effect |
US8828850B2 (en) | 2010-05-20 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing variation by using combination epitaxy growth |
US8895381B1 (en) * | 2013-08-15 | 2014-11-25 | International Business Machines Corporation | Method of co-integration of strained-Si and relaxed Si or strained SiGe FETs on insulator with planar and non-planar architectures |
US20150054030A1 (en) * | 2006-01-20 | 2015-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Defect-Free SiGe Source/Drain Formation by Epitaxy-Free Process |
US20150145073A1 (en) * | 2013-11-26 | 2015-05-28 | Taiwan Semiconductor Manufacturing Company Limited | Low-k dielectric sidewall spacer treatment |
US9263339B2 (en) | 2010-05-20 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective etching in the formation of epitaxy regions in MOS devices |
CN105679710A (en) * | 2014-11-17 | 2016-06-15 | 上海华力微电子有限公司 | Formation method for embedded SiGe device |
CN106340492A (en) * | 2016-11-09 | 2017-01-18 | 上海华力微电子有限公司 | Method for preventing growth of redundant SiGe in shoulder part of grid |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006351694A (en) * | 2005-06-14 | 2006-12-28 | Fujitsu Ltd | Semiconductor device and its manufacturing method |
JP4847152B2 (en) * | 2006-02-22 | 2011-12-28 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
US20070287244A1 (en) * | 2006-04-26 | 2007-12-13 | Applied Materials, Inc., A Delaware Corporation | ALTERNATIVE INTEGRATION SCHEME FOR CMOS S/D SiGe PROCESS |
JP5114919B2 (en) * | 2006-10-26 | 2013-01-09 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
JP2008117848A (en) * | 2006-11-01 | 2008-05-22 | Nec Electronics Corp | Manufacturing method of semiconductor device |
US7800182B2 (en) * | 2006-11-20 | 2010-09-21 | Infineon Technologies Ag | Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same |
KR100855977B1 (en) * | 2007-02-12 | 2008-09-02 | 삼성전자주식회사 | Semiconductor device and methods for manufacturing the same |
CN101636835B (en) * | 2007-03-19 | 2012-03-28 | 富士通半导体股份有限公司 | Semiconductor device and method of manufacturing semiconductor device |
JP5133619B2 (en) * | 2007-07-02 | 2013-01-30 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP5202891B2 (en) * | 2007-07-02 | 2013-06-05 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP2009152394A (en) * | 2007-12-20 | 2009-07-09 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
US7867852B2 (en) * | 2008-08-08 | 2011-01-11 | Alpha And Omega Semiconductor Incorporated | Super-self-aligned trench-dmos structure and method |
US8389371B2 (en) * | 2010-06-30 | 2013-03-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating integrated circuit device, including removing at least a portion of a spacer |
KR101703096B1 (en) * | 2010-09-02 | 2017-02-07 | 삼성전자 주식회사 | Method of fabricating semiconductor device |
CN103151258B (en) * | 2011-12-06 | 2015-12-02 | 中芯国际集成电路制造(上海)有限公司 | A kind of manufacture method of semiconductor device |
CN103378130A (en) * | 2012-04-20 | 2013-10-30 | 联华电子股份有限公司 | Semiconductor structure and manufacturing process thereof |
CN103378150B (en) * | 2012-04-23 | 2016-04-20 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and manufacture method thereof |
CN103515210B (en) * | 2012-06-20 | 2016-03-23 | 中芯国际集成电路制造(上海)有限公司 | A kind of post tensioned unbonded prestressed concrete technique transistor and forming method thereof |
US8912608B2 (en) * | 2012-08-17 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabrication method thereof |
CN103779279B (en) * | 2012-10-26 | 2017-09-01 | 中芯国际集成电路制造(上海)有限公司 | A kind of manufacture method of semiconductor devices |
DE102013105705B4 (en) * | 2013-03-13 | 2020-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and its manufacture |
CN104103590B (en) * | 2013-04-15 | 2017-05-17 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device manufacturing method |
US9530876B2 (en) * | 2013-12-20 | 2016-12-27 | International Business Machines Corporation | Strained semiconductor nanowire |
KR102192571B1 (en) * | 2014-12-04 | 2020-12-17 | 삼성전자주식회사 | Semiconductor device having buffer layer and method of forming the same |
CN105990235B (en) * | 2015-01-30 | 2019-05-28 | 中芯国际集成电路制造(上海)有限公司 | The forming method of semiconductor devices |
US10050147B2 (en) | 2015-07-24 | 2018-08-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
DE102018132447B4 (en) * | 2018-12-17 | 2022-10-13 | Infineon Technologies Ag | Semiconductor device and method of manufacturing a semiconductor device |
CN116157912A (en) * | 2021-01-27 | 2023-05-23 | 中芯北方集成电路制造(北京)有限公司 | Semiconductor structure and forming method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6165826A (en) * | 1994-12-23 | 2000-12-26 | Intel Corporation | Transistor with low resistance tip and method of fabrication in a CMOS process |
US6621131B2 (en) * | 2001-11-01 | 2003-09-16 | Intel Corporation | Semiconductor transistor having a stressed channel |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2964925B2 (en) | 1994-10-12 | 1999-10-18 | 日本電気株式会社 | Method of manufacturing complementary MIS type FET |
US6159815A (en) | 1996-09-27 | 2000-12-12 | Siemens Aktiengesellschaft | Method of producing a MOS transistor |
US6124610A (en) | 1998-06-26 | 2000-09-26 | Advanced Micro Devices, Inc. | Isotropically etching sidewall spacers to be used for both an NMOS source/drain implant and a PMOS LDD implant |
JP5000057B2 (en) | 2001-07-17 | 2012-08-15 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
KR100395878B1 (en) | 2001-08-31 | 2003-08-25 | 삼성전자주식회사 | Method Of Forming A Spacer |
JP2004031753A (en) | 2002-06-27 | 2004-01-29 | Renesas Technology Corp | Manufacturing method of semiconductor device |
JP2004111852A (en) * | 2002-09-20 | 2004-04-08 | Fujitsu Ltd | Semiconductor device and its manufacture |
-
2005
- 2005-01-11 JP JP2005004405A patent/JP4361880B2/en not_active Expired - Fee Related
- 2005-05-19 US US11/132,325 patent/US7378305B2/en active Active
- 2005-05-20 TW TW094116428A patent/TWI261357B/en active
- 2005-05-20 EP EP05011032.9A patent/EP1679743B1/en active Active
- 2005-06-07 KR KR1020050048231A patent/KR100669935B1/en active IP Right Grant
- 2005-06-15 CN CN2010100029675A patent/CN101777516B/en active Active
- 2005-06-15 CN CN2005100779420A patent/CN1805144B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6165826A (en) * | 1994-12-23 | 2000-12-26 | Intel Corporation | Transistor with low resistance tip and method of fabrication in a CMOS process |
US6621131B2 (en) * | 2001-11-01 | 2003-09-16 | Intel Corporation | Semiconductor transistor having a stressed channel |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060281271A1 (en) * | 2005-06-13 | 2006-12-14 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device having an epitaxial layer and device thereof |
US20090236664A1 (en) * | 2005-06-13 | 2009-09-24 | Advanced Micro Devices, Inc. | Integration scheme for constrained seg growth on poly during raised s/d processing |
US7875521B2 (en) | 2005-06-22 | 2011-01-25 | Fujitsu Semiconductor Limited | Semiconductor device and production method thereof |
US20060289856A1 (en) * | 2005-06-22 | 2006-12-28 | Fujitsu Limited | Semiconductor device and production method thereof |
US7683362B2 (en) * | 2005-06-22 | 2010-03-23 | Fujitsu Microelectronics Limited | Semiconductor device and production method thereof |
US20100129971A1 (en) * | 2005-06-22 | 2010-05-27 | Fujitsu Microelectronics Limited | Semiconductor device and production method thereof |
US8164085B2 (en) | 2005-06-22 | 2012-04-24 | Fujitsu Semiconductor Limited | Semiconductor device and production method thereof |
US20070012913A1 (en) * | 2005-06-22 | 2007-01-18 | Fujitsu Limited | Semiconductor device and production method thereof |
US7968414B2 (en) | 2005-06-22 | 2011-06-28 | Fujitsu Semiconductor Limited | Semiconductor device and production method thereof |
US20090280612A1 (en) * | 2005-06-22 | 2009-11-12 | Fujitsu Microelectronics Limited | Semiconductor device and production method thereof |
US20110049533A1 (en) * | 2005-06-22 | 2011-03-03 | Fujitsu Semiconductor Limited | Semiconductor device and production method thereof |
US7579617B2 (en) * | 2005-06-22 | 2009-08-25 | Fujitsu Microelectronics Limited | Semiconductor device and production method thereof |
US7910996B2 (en) | 2005-09-21 | 2011-03-22 | Globalfoundries Inc. | Semiconductor device and method of manufacturing a semiconductor device |
US7687861B2 (en) * | 2005-10-12 | 2010-03-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicided regions for NMOS and PMOS devices |
US20070090462A1 (en) * | 2005-10-12 | 2007-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicided regions for NMOS and PMOS devices |
US20150054030A1 (en) * | 2006-01-20 | 2015-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Defect-Free SiGe Source/Drain Formation by Epitaxy-Free Process |
US9899519B2 (en) * | 2006-01-20 | 2018-02-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Defect-Free SiGe source/drain formation by epitaxy-free process |
US8017487B2 (en) * | 2006-04-05 | 2011-09-13 | Globalfoundries Singapore Pte. Ltd. | Method to control source/drain stressor profiles for stress engineering |
US20070235802A1 (en) * | 2006-04-05 | 2007-10-11 | Chartered Semiconductor Manufacturing Ltd | Method to control source/drain stressor profiles for stress engineering |
US8450775B2 (en) | 2006-04-05 | 2013-05-28 | Globalfoundries Singapore Pte. Ltd. | Method to control source/drain stressor profiles for stress engineering |
US8207042B2 (en) | 2006-07-28 | 2012-06-26 | Fujitsu Semiconductor Limited | Semiconductor device and method of manufacturing the same |
US7626215B2 (en) | 2006-07-28 | 2009-12-01 | Fujitsu Microelectronics Limited | Semiconductor device and method of manufacturing the same |
US8518785B2 (en) | 2006-07-28 | 2013-08-27 | Fujitsu Semiconductor Limited | Semiconductor device and method of manufacturing the same |
US20080023773A1 (en) * | 2006-07-28 | 2008-01-31 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US8278177B2 (en) | 2006-07-28 | 2012-10-02 | Fujitsu Semiconductor Limited | Semiconductor device and method of manufacturing the same |
US20110031555A1 (en) * | 2006-10-05 | 2011-02-10 | Hung-Lin Shih | Metal oxide semiconductor transistor |
US8536653B2 (en) * | 2006-10-05 | 2013-09-17 | United Microelectronics Corp. | Metal oxide semiconductor transistor |
CN100539182C (en) * | 2006-12-29 | 2009-09-09 | 台湾积体电路制造股份有限公司 | Semiconductor structure and metal oxide semiconductor device |
US20080272438A1 (en) * | 2007-05-02 | 2008-11-06 | Doris Bruce B | CMOS Circuits with High-K Gate Dielectric |
US8178929B2 (en) | 2007-07-18 | 2012-05-15 | Panasonic Corporation | Semiconductor device and method for fabricating the same |
US20110163388A1 (en) * | 2007-07-18 | 2011-07-07 | Panasonic Corporation | Semiconductor device and method for fabricating the same |
US20090065807A1 (en) * | 2007-09-07 | 2009-03-12 | Hiromasa Fujimoto | Semiconductor device and fabrication method for the same |
US20090085123A1 (en) * | 2007-09-28 | 2009-04-02 | Yoshihiro Sato | Semiconductor device and method for fabricating the same |
DE102007052220B4 (en) * | 2007-10-31 | 2015-04-09 | Globalfoundries Inc. | A dopant profile adjustment method for MOS devices by adjusting a spacer width prior to implantation |
DE102007052220A1 (en) * | 2007-10-31 | 2009-05-07 | Advanced Micro Devices, Inc., Sunnyvale | Dopant profile adjustment for MOS devices by adjusting a spacer width before implantation |
US20090108295A1 (en) * | 2007-10-31 | 2009-04-30 | Anthony Mowry | Dopant profile tuning for mos devices by adapting a spacer width prior to implantation |
US7977179B2 (en) * | 2007-10-31 | 2011-07-12 | GlobalFoundries, Inc. | Dopant profile tuning for MOS devices by adapting a spacer width prior to implantation |
US8940591B2 (en) * | 2009-09-01 | 2015-01-27 | International Business Machines Corporation | Embedded silicon germanium N-type filed effect transistor for reduced floating body effect |
US20140038368A1 (en) * | 2009-09-01 | 2014-02-06 | International Business Machines Corporation | Embedded silicon germanium n-type filed effect transistor for reduced floating body effect |
US8969964B2 (en) | 2009-09-01 | 2015-03-03 | International Business Machines Corporation | Embedded silicon germanium N-type field effect transistor for reduced floating body effect |
US8604554B2 (en) | 2009-10-23 | 2013-12-10 | Panasonic Corporation | Semiconductor device |
US8828850B2 (en) | 2010-05-20 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing variation by using combination epitaxy growth |
US20130252392A1 (en) * | 2010-05-20 | 2013-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Performing Enhanced Cleaning in the Formation of MOS Devices |
US9425287B2 (en) | 2010-05-20 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing variation by using combination epitaxy growth |
US9064688B2 (en) * | 2010-05-20 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Performing enhanced cleaning in the formation of MOS devices |
US9263339B2 (en) | 2010-05-20 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective etching in the formation of epitaxy regions in MOS devices |
US9653574B2 (en) | 2010-05-20 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective etching in the formation of epitaxy regions in MOS devices |
US8895381B1 (en) * | 2013-08-15 | 2014-11-25 | International Business Machines Corporation | Method of co-integration of strained-Si and relaxed Si or strained SiGe FETs on insulator with planar and non-planar architectures |
US20150145073A1 (en) * | 2013-11-26 | 2015-05-28 | Taiwan Semiconductor Manufacturing Company Limited | Low-k dielectric sidewall spacer treatment |
US10158000B2 (en) * | 2013-11-26 | 2018-12-18 | Taiwan Semiconductor Manufacturing Company Limited | Low-K dielectric sidewall spacer treatment |
CN105679710A (en) * | 2014-11-17 | 2016-06-15 | 上海华力微电子有限公司 | Formation method for embedded SiGe device |
CN106340492A (en) * | 2016-11-09 | 2017-01-18 | 上海华力微电子有限公司 | Method for preventing growth of redundant SiGe in shoulder part of grid |
Also Published As
Publication number | Publication date |
---|---|
US7378305B2 (en) | 2008-05-27 |
CN101777516A (en) | 2010-07-14 |
EP1679743A3 (en) | 2007-12-05 |
JP4361880B2 (en) | 2009-11-11 |
CN101777516B (en) | 2013-02-13 |
KR20060082017A (en) | 2006-07-14 |
CN1805144A (en) | 2006-07-19 |
CN1805144B (en) | 2011-06-08 |
EP1679743A2 (en) | 2006-07-12 |
TWI261357B (en) | 2006-09-01 |
EP1679743B1 (en) | 2018-10-10 |
TW200625642A (en) | 2006-07-16 |
JP2006196549A (en) | 2006-07-27 |
KR100669935B1 (en) | 2007-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7378305B2 (en) | Semiconductor integrated circuit and fabrication process thereof | |
US7315063B2 (en) | CMOS transistor and method of manufacturing the same | |
US8518813B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US7449378B2 (en) | Structure and method for improved stress and yield in pFETS with embedded SiGe source/drain regions | |
TWI431724B (en) | Semiconductor structure and method of manufacturing thereof | |
US7190036B2 (en) | Transistor mobility improvement by adjusting stress in shallow trench isolation | |
JP5220348B2 (en) | Semiconductor structure and type and method thereof (structure and method for forming a multi-layer buried stressor) | |
JP5582582B2 (en) | Dual high-K oxide with SiGe channel | |
US7592214B2 (en) | Method of manufacturing a semiconductor device including epitaxially growing semiconductor epitaxial layers on a surface of semiconductor substrate | |
US7786518B2 (en) | Growth of unfaceted SiGe in MOS transistor fabrication | |
US7605407B2 (en) | Composite stressors with variable element atomic concentrations in MOS devices | |
KR101396422B1 (en) | Semiconductor device and method for manufacturing the same | |
US8361895B2 (en) | Ultra-shallow junctions using atomic-layer doping | |
US20070190731A1 (en) | Diffusion layer for semiconductor devices | |
US7696578B2 (en) | Selective CESL structure for CMOS application | |
US20130260519A1 (en) | Strained structure of semiconductor device | |
TW201137985A (en) | Multi-gate semiconductor device with self-aligned epitaxial source and drain | |
JP2010010508A (en) | Semiconductor device, and method of manufacturing semiconductor device | |
US20090194816A1 (en) | Semiconductor device and method of fabricating the same | |
US20120256265A1 (en) | Semiconductor device and manufacturing method thereof | |
JP4771024B2 (en) | Manufacturing method of semiconductor device | |
US7067434B2 (en) | Hydrogen free integration of high-k gate dielectrics | |
US20150087127A1 (en) | Mosfet with source side only stress |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HATADA, AKIYOSHI;KATAKAMI, AKIRA;TAMURA, NAOYOSHI;AND OTHERS;REEL/FRAME:016581/0163 Effective date: 20050422 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089 Effective date: 20081104 Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089 Effective date: 20081104 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024651/0744 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:041188/0401 Effective date: 20160909 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: AIZU FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:053209/0468 Effective date: 20200331 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF NAME AND CHANGE OF ADDRESS;ASSIGNOR:AIZU FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:053481/0962 Effective date: 20200410 |
|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: MERGER;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:064221/0545 Effective date: 20230401 |