US20060172067A1 - Chemical vapor deposition of chalcogenide materials - Google Patents

Chemical vapor deposition of chalcogenide materials Download PDF

Info

Publication number
US20060172067A1
US20060172067A1 US11/046,114 US4611405A US2006172067A1 US 20060172067 A1 US20060172067 A1 US 20060172067A1 US 4611405 A US4611405 A US 4611405A US 2006172067 A1 US2006172067 A1 US 2006172067A1
Authority
US
United States
Prior art keywords
thin film
deposition
substrate
precursors
states
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/046,114
Inventor
Stanford Ovshinsky
Smuruthi Kamepalli
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ovonyx Inc
Original Assignee
Energy Conversion Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Energy Conversion Devices Inc filed Critical Energy Conversion Devices Inc
Priority to US11/046,114 priority Critical patent/US20060172067A1/en
Assigned to ENERGY CONVERSION DEVICES reassignment ENERGY CONVERSION DEVICES ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KAMEPALLI, SMURUTHI, OVSHINSKY, STANFORD R.
Priority to US11/244,929 priority patent/US20060172068A1/en
Priority to MX2007009045A priority patent/MX2007009045A/en
Priority to PCT/US2006/000382 priority patent/WO2006083481A2/en
Priority to CN2006800098431A priority patent/CN101180135B/en
Priority to CA002595761A priority patent/CA2595761A1/en
Priority to JP2007553113A priority patent/JP2008528805A/en
Priority to KR1020127021257A priority patent/KR101376679B1/en
Priority to EP06717561A priority patent/EP1841895A4/en
Priority to KR1020077019661A priority patent/KR101254157B1/en
Priority to CN2010101393781A priority patent/CN102080216A/en
Priority to TW095103242A priority patent/TWI515324B/en
Publication of US20060172067A1 publication Critical patent/US20060172067A1/en
Priority to US12/144,081 priority patent/US20080286446A1/en
Priority to US12/284,425 priority patent/US7858152B2/en
Assigned to OVONYX, INC. reassignment OVONYX, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ENERGY CONVERSION DEVICES, INC
Assigned to ENERGY CONVERSION DEVICES, INC reassignment ENERGY CONVERSION DEVICES, INC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KAMEPALLI, SMURUTHI, OVSHINSKY, STANFORD R
Abandoned legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/305Sulfides, selenides, or tellurides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0256Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
    • H01L31/0264Inorganic materials
    • H01L31/032Inorganic materials including, apart from doping materials or other impurities, only compounds not provided for in groups H01L31/0272 - H01L31/0312
    • H01L31/0324Inorganic materials including, apart from doping materials or other impurities, only compounds not provided for in groups H01L31/0272 - H01L31/0312 comprising only AIVBVI or AIIBIVCVI chalcogenide compounds, e.g. Pb Sn Te
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/021Formation of the switching material, e.g. layer deposition
    • H10N70/023Formation of the switching material, e.g. layer deposition by chemical vapor deposition, e.g. MOCVD, ALD
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/231Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/882Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8828Tellurides, e.g. GeSbTe

Definitions

  • This invention relates to a process for preparing chalcogenide materials. More particularly, this invention relates to the formation of thin film chalcogenide materials through a metalorganic chemical vapor deposition process. Most particularly, this invention relates to the metalorganic chemical vapor deposition of chalcogenide materials comprising Ge, Sb and Te.
  • Chalcogenide materials are materials that contain a chalcogen element (O, S, Se, Te) and typically one or more additional elements that serve to modify electronic or structural properties.
  • the II-VI semiconductors e.g. CdS, ZnTe etc.
  • CdS, ZnTe etc. are a well-known class of chalcogenide materials. These materials have been widely investigated for their wide bandgap properties and their potential for providing short wavelength light emission for LED and laser applications.
  • Another important class of chalcogenide materials includes the expansive series of chalcogenide materials, initially developed by S. R. Ovshinsky, that are currently being used in optical and electrical memory and switching applications. These chalcogenide materials may be referred to herein as Ovonic chalcogenide materials.
  • Ovonic chalcogenide materials are chalcogenide phase change materials that are currently widely in use in optical recording technologies.
  • the active materials in CD and DVD applications are chalcogenide materials that have a crystalline state and an amorphous state whose relative proportions can be reversibly and reproducibly varied through the application of optical energy.
  • These materials can be used to store information by defining a series of two or more distinct structural states, each of which is defined by a characteristic proportion of crystalline and amorphous phase domains within a given volume, and associating a distinct information value to each structural state. Storage of an information value occurs by applying optical energy to the phase change material in an amount necessary to convert the material to the structural state associated with the information value.
  • the optical phase change chalcogenide materials are reversibly transformable between different structural states through the judicious application of energy.
  • the proportion of amorphous phase can be increased by applying energy sufficient to create a local temperature in the phase change material that exceeds the melting temperature and removing the energy at a rate sufficient to prevent crystallization upon cooling.
  • the proportion of crystalline phase can be increased by applying energy sufficient to create a local temperature in the phase change material that exceeds the crystallization temperature so that a controlled transformation of amorphous phase material to crystalline phase material is induced. Reading of the information content of the phase change material occurs through the detection of a physical characteristic of the structural state of the material.
  • reflectivity is a widely used as a parameter for detecting the structural state. The reflectivity difference between the crystalline and amorphous states provides sufficient contrast to permit clear resolution of structural states that differ with respect to the relative proportions of crystalline and amorphous phase volume fractions.
  • Ovonic chalcogenide materials Two other important types are the electrical switching and electrical memory materials.
  • the Ovonic electrical switching chalcogenide materials are switchable between a resistive state and a conductive state upon application of a threshold voltage. In the resistive state, the materials inhibit the flow of electrical current and upon application of the threshold voltage, the material switches nearly instantaneously to its conductive state to permit the flow of current.
  • application of electrical energy typically in the form of current pulses
  • the relative volume fraction of crystalline and amorphous phase domains can be continuously varied through judicious control of the duration and magnitude of a series of one or more applied current pulses.
  • Each structural state has a unique resistance and each resistance value can be associated with a distinct information value.
  • the electrical chalcogenide memory material can be programmed into the resistance state that corresponds to a particular information value to write that value to the material.
  • the electrical memory material can be transformed among its different resistance states to provide erasing and rewriting capabilities.
  • Both the electrical and optical chalcogenide memory materials can be incorporated into arrays to provide advanced, high density memory capability.
  • CVD Chemical vapor deposition
  • precursors of the constituent elements of a material are reacted to produce a thin film on a substrate.
  • the reaction of the CVD precursors occurs either homogeneously in the gas phase or heterogeneously at the solid-gas interface of the substrate surface.
  • Precursors for many elements are available and a variety of thin film compositions can be synthesized using CVD.
  • precursors are introduced into the reactor in gas phase form.
  • Precursors that are in the gas phase at room conditions are directly introduced into the reactor, typically in diluted form via a carrier gas.
  • Liquid and solid phase precursors are vaporized or sublimed and then introduced into the reactor, also typically in diluted form in the presence of a carrier gas.
  • precursors containing the chemical constituents of the desired material are decomposed (thermally, photochemically, or in a plasma) to provide intermediate species of the constituents that subsequently react to form a thin film of desired composition.
  • the rate of deposition, stoichiometry, composition and morphology of the film can be varied through appropriate control over process parameters such as reaction temperature; substrate; selection of precursor; reactor pressure; and the rate of introduction of precursors into the reactor.
  • CVD offers the advantages of providing high purity thin films at relatively low temperatures.
  • CVD has been widely used for II-VI materials that contain chalcogenide elements and simple binary chalcogenides such as Sb 2 Te 3
  • its use for the Ovonic family of optical and electrical chalcogenide materials has been virtually non-existent due to the anticipated difficulties associated with producing the multiple element (ternary and higher) compositions typically associated with the most effective optical and electrical switching and memory chalcogenide materials.
  • CVD synthesis of the optical and electrical switching and memory chalcogenides is an outstanding challenge that remains to be addressed. Successful development of the CVD synthesis of these materials is expected to provide a wider range of compositions with more diverse switching, memory and phase change characteristics and accordingly will provide new materials that can fulfill the ever-increasing expectations for chalcogenide materials.
  • This invention provides a chemical vapor deposition (CVD) process for preparing chalcogenide materials suitable for use in optical and electrical switching and memory applications.
  • a chalcogenide precursor is reacted with one or more precursors containing other elements to produce a chalcogenide thin film in a CVD process.
  • the chalcogenide thin film is an optical phase change material that is reversibly transformable between a high reflectivity state and a low reflectivity state upon application of optical energy, where the high reflectivity and low reflectivity states differ in fractional crystallinity.
  • the chalcogenide thin film is an electrical switching material that can be switched from a high resistance state to a low resistance state upon application of a threshold voltage, where the low resistance state includes at least a filamentary portion that exhibits high conductivity.
  • the chalcogenide thin film is an electrical memory material in which the relative proportions of crystalline and amorphous phase volumes can be varied through the application of an electrical signal.
  • the instant CVD-prepared chalcogenide material comprises Te. In another preferred embodiment, the instant CVD-prepared chalcogenide material comprises Te and Ge.
  • the instant CVD-prepared chalcogenide material comprises Te and Sb.
  • the instant CVD-prepared chalcogenide material is GeTe.
  • the instant CVD-prepared chalcogenide material is Sb 2 Ge 2 Te 5 .
  • the instant invention provides for chalcogenide deposition onto stationary or continuous web substrates.
  • FIG. 1 Current-voltage characteristics of a chalcogenide material exhibiting a switching transformation.
  • FIG. 2 Resistance characteristics of a chalcogenide material as a function of applied energy or power.
  • FIG. 3 Schematic molecular depictions of an Sb precursor and a Te precursor suitable for CVD deposition of chalcogenide materials.
  • FIG. 4 Depth profile obtained from Auger emission spectroscopy of a CVD-deposited Sb 2 Te 3 thin film.
  • FIG. 5 Scanning electron micrograph of a CVD-deposited Sb 2 Te 3 thin film.
  • FIG. 6 Schematic molecular depictions of a Ge precursor suitable for CVD deposition of chalcogenide materials.
  • FIG. 7 Resistance as a function of current characteristics of a two-layer CVD deposited thin film structure.
  • FIG. 8 Current as a function of voltage characteristics of a two-layer CVD deposited thin film structure.
  • FIG. 9 Resistance as a function of current characteristics of a two-layer CVD deposited thin film structure.
  • FIG. 10 Low magnification (2000 ⁇ ) image of a Ge—Sb—Te ternary chalcogenide material deposited by CVD.
  • FIG. 11 High magnification (6000 ⁇ ) image of a Ge—Sb—Te ternary chalcogenide material deposited by CVD.
  • FIG. 12 Depth profile obtained from Auger emission spectroscopy of a CVD-deposited ternary Ge—Sb—Te thin film.
  • FIG. 13 Resistance as a function of current characteristics of a CVD-deposited ternary Ge—Sb—Te thin film.
  • FIG. 14 Low magnification (2000 ⁇ ) image of a Ge—Te binary chalcogenide material deposited by CVD.
  • FIG. 15 Resistance as a function of current characteristics of a Ge—Te binary chalcogenide material deposited by CVD.
  • FIG. 16 Current as a function of voltage characteristics of a Ge—Te binary chalcogenide material deposited by CVD.
  • CVD chemical vapor deposition
  • a chalcogenide material within the scope of the instant invention is a material that includes at least one chalcogen element (S, Se, or Te) in an oxidized, reduced or neutral state.
  • the chalcogenide materials include one or more non-chalcogen elements in combination with a chalcogen element.
  • a chalcogenide precursor is combined with one or more additional precursors in a CVD process to produce solid phase chalcogenide materials containing two or more elements.
  • a chalcogenide precursor is a chemical species that includes a chalcogen element and is able to contribute a chalcogen element during the formation and growth of a chalcogenide material in the instant CVD deposition process.
  • the CVD deposition occurs in a CVD reactor or chamber.
  • the CVD reactor includes a substrate onto which deposition occurs.
  • the substrate can be a stationary substrate (e.g. a wafer) or a moving substrate (e.g. continuous web).
  • the substrate can be lattice-matched to the CVD-deposited thin film or not.
  • Growth precursors for the deposition are introduced into the CVD reactor and the reaction is commenced.
  • the reactor pressure and temperature are adjusted to optimize the deposition rate and purity of the thin film that is formed.
  • the thin film formed can be epitaxial, crystalline, polycrystalline, amorphous, homogeneous, heterogeneous etc.
  • Two CVD processing strategies are employed in the instant invention.
  • the instant chalcogenides are prepared through a direct CVD process, in which precursors for each element to be included in the ultimate thin film material are introduced simultaneously into a CVD reactor to form a multi-element chalcogenide material.
  • the instant chalcogenides are prepared through an alternating CVD process in which a penultimate multilayer structure is deposited, where each of the alternately deposited layers includes a different subset of the elements to be included in the intended ultimate composition and a post-CVD processing step is used to induce a transformation of the penultimate multilayer structure into the ultimate film.
  • the CVD reaction is a gas phase reaction of precursors. It is therefore necessary to utilize gas phase precursors directly or to transform liquid and solid phase precursors into the gas phase prior to reaction.
  • An important attribute of a precursor is the ability to introduce it at a steady and reproducible rate during the CVD reaction.
  • Gas phase precursors are convenient for this purpose since they can be released and delivered to the reactor at a constant flow rate with a high degree of reproducibility.
  • gas phase precursors are diluted in a carrier gas such as He or Ar to control concentration in the reactor.
  • Liquid and solid phase CVD precursors are also suitable, but require pre-delivery vaporization or sublimation prior to introduction into the CVD reactor.
  • Vaporization or sublimation can be accomplished thermally or through entrainment in a carrier gas.
  • Bubblers for example, often used to deliver liquid phase precursors to CVD reactors.
  • Solid phase precursors are often the most problematic in terms of achieving uniform precursor delivery rates because the surface area of a solid varies over the course of a deposition run.
  • Mass flow controllers can be used to insure uniform delivery of vaporized or sublimed precursors into the CVD reactor.
  • the precursor reacts with other precursors to form a thin film.
  • the reaction can occur through a gas phase reaction followed by deposition onto the substrate surface.
  • the precursors can be decomposed (e.g. thermally or through plasma excitation) into reactive intermediate species (frequently including free radical species) that can combine in the gas phase or on the surface of the substrate to form the desired thin film.
  • reactive intermediate species frequently including free radical species
  • Many CVD reactions occur through decomposition of one or more precursors into reactive intermediate species that adsorb onto the substrate surface. Once on the surface, reactive species formed from different precursors react to form a multielement thin film.
  • a faster reacting precursor may deposit a mono-elemental layer onto the substrate before appreciable reaction or decomposition of slower reacting precursors has occurred.
  • the stoichiometric ratio desired in the deposited material may be lacking.
  • preferential reactions between a subset of the precursors may also occur and lead to the formation of a thin film that is depleted with respect to the element(s) of the non-preferentially reacting precursor(s).
  • a further complication arises if the elements (or reactive species containing the elements) desired in the deposited film differ appreciably in volatility.
  • Volatility is a relevant consideration because surface desorption of the desired elements (or species containing the desired elements) can occur during CVD deposition. If the different elements of a multi-element composition desorb at appreciably different rates from the surface, the intended stoichiometry may not be achieved.
  • the CVD preparation of multi-element compositions therefore requires careful selection of precursors and reaction conditions.
  • the reactivity of CVD precursors is influenced by the conditions in the reactor (e.g. temperature, pressure, and concentration) as well as by the chemical features of the precursor itself.
  • the conditions within the reactor can be varied to optimize the quality of deposited thin films for a given combination of precursors and the individual precursors can be optimized with respect to their intrinsic reactivity through control of the structure and bonding of the precursor.
  • Most precursors include a central element or elements that one wishes to incorporate into a CVD thin film along with peripheral elements or groups that are bonded to the central element or elements.
  • precursors for example, include a central metal or non-metal atom that is bonded by one or more ligands that decompose in the CVD deposition during the formation of the reactive intermediate that contains the central element.
  • the bond strength between such ligands and the central atom is typically an important contributing factor in the rate of reaction or decomposition of the precursor.
  • the reactivity of a precursor with respect to the delivery of elements desired in the deposited thin film can be controlled through control of relevant factors such as decomposition rate, reaction rate and desorption rate.
  • Chemical tuning of the properties of CVD precursors is an important degree of freedom in multi-element depositions. Such chemical tuning can be used to identify and optimize combinations of precursors to improve the quality of multi-element films and to minimize incorporation of impurity elements into the deposited film.
  • the instant invention focuses on the CVD synthesis of chalcogenide materials in thin film form.
  • the chalcogenide material is an optical or electrical chalcogenide material that is useful in optical and electrical memory and switching applications.
  • the chalcogenide material is not a II-VI material and accordingly lack a column II element (Zn, Cd, or Hg) or Mg in the composition.
  • the chalcogenide material includes Te and one or more non-chalcogen elements.
  • the chalcogenide material includes a chalcogen element and Sb.
  • the chalcogenide material includes a chalcogen element and Ge.
  • chalcogenide materials that exhibit electrical switching are prepared in a CVD process.
  • the switching properties of chalcogenide materials have been previously exploited in OTS (Ovonic Threshold Switch) devices.
  • OTS Optonic Threshold Switch
  • the OTS has been described in U.S. Pat. Nos. 5,543,737; 5,694,146; and 5,757,446; the disclosures of which are hereby incorporated by reference, as well as in several journal articles including “Reversible Electrical Switching Phenomena in Disordered Structures”, Physical Review Letters, vol. 21, p.1450-1453 (1969) by S. R. Ovshinsky; “Amorphous Semiconductors for Switching, Memory, and Imaging Applications”, IEEE Transactions on Electron Devices, vol. ED-20, p. 91-105 (1973) by S. R. Ovshinsky and H. Fritzsche; the disclosures of which are hereby incorporated by reference.
  • FIG. 1 shows the electrical switching properties of the chalcogenide materials used in the instant devices.
  • the illustration of FIG. 1 corresponds to a two-terminal device configuration in which two spacedly disposed electrodes are in contact with a chalcogenide material and the current I corresponds to the current passing between the two electrodes.
  • the I-V curve of FIG. 1 shows the current passing through the chalcogenide material as a function of the voltage applied across the material by the electrodes.
  • the I-V characteristics of the material are symmetric with respect to the polarity of the applied voltage.
  • the I-V curve includes a resistive branch and a conductive branch.
  • the branches are labeled in FIG. 1 .
  • the resistive branch corresponds, to the branch in which the current passing through the material increases only slightly upon increasing the voltage applied across the material. This branch exhibits a small slope in the I-V plot and appears as a nearly horizontal line in the first and third quadrants of FIG. 1 .
  • the conductive branch corresponds to the branch in which the current passing through the material increases significantly upon increasing the voltage applied across the material. This branch exhibits a large slope in the I-V plot and appears as a nearly vertical line in the first and third quadrants of FIG. 1 .
  • the actual slopes will depend on the chemical composition of the chalcogenide material. Regardless of the actual slopes, the conductive branch necessarily exhibits a larger slope than the resistive branch.
  • the chalcogenide material or device may be said to be in a resistive state.
  • the chalcogenide material or device may be said to be in a conductive state.
  • the switching properties of the electrical switching chalcogenide material used can be described by reference to FIG. 1 .
  • a device that has no voltage applied across it When no voltage is applied across the chalcogenide material, the material is in a resistive state and no current flows. This condition corresponds to the origin of the I-V plot shown in FIG. 1 .
  • the chalcogenide remains in a resistive state as the applied voltage is increased, up to a threshold voltage (labeled Vt in the first quadrant of FIG. 1 ).
  • the slope of the I-V curve for applied voltages between 0 and V is small in magnitude and indicates that the chalcogenide material has a high electrical resistance, a circumstance reflected in the terminology “resistive branch” used to describe this portion of the I-V curve.
  • the high resistance implies low electrical conductivity and as a result, the current flowing through the material increases only weakly as the applied voltage is increased. Since the current through the material is very small, the resistive state of the chalcogenide may be referred to as the OFF state of the material.
  • the chalcogenide material transforms (switches) from the resistive branch to the conductive branch of the I-V curve.
  • the switching event occurs nearly instantaneously and is depicted by the dashed line in FIG. 1 .
  • the device voltage decreases significantly and the device current becomes much more sensitive to changes in the device voltage.
  • the chalcogenide material remains in the conductive branch as long as a minimum current, labeled I h in FIG. 1 , is maintained.
  • the material prepared by the instant CVD process is a chalcogenide material having one or more high resistance accumulation states, a detectably distinct low resistance state and one or more greyscale states having intermediate resistance.
  • high and low resistance states refer to physical states characterized by high and low electrical resistances, respectively, where the electrical resistances of the high and low electrical resistance states are relative to and detectably distinct from each other.
  • the greyscale states have electrical resistance values intermediate between the high and low resistance states.
  • FIG. 2 disclosed herein is a plot of the electrical resistance as a function of energy or power of a representative chalcogenide material of this embodiment.
  • the application of energy to the chalcogenide material permits interconversion among the different states as described hereinbelow.
  • the electrical resistance plot can be broadly classified into an accumulation region and a greyscale region where the two regions are separated by a nearly discontinuous change in electrical resistance.
  • the accumulation region corresponds to the high resistance plateau shown on the left side of FIG. 2 herein and the greyscale region corresponds to the remaining portion of the electrical resistance response shown on the right side of FIG. 2 herein.
  • the accumulation region includes a plurality of high resistance states, each of which has a similar electrical resistance.
  • the slope in the accumulation region can be nearly horizontal, as shown in FIG. 2 , or may exhibit a gradual slope. States in the accumulation region may be referred to as accumulation states. If the chalcogenide material is initially in a high resistance state, the application of small amounts of energy leaves the material in a high resistance state. This behavior is depicted by the high resistance plateau region shown on the left side of FIG. 2 . If a sufficient amount of energy is applied, however, the chalcogenide material transforms from its high resistance state to its low resistance state. This transformation is depicted by the steep reduction in electrical resistance immediately to the right of the high resistance plateau region of FIG. 2 .
  • This transformation of the material from its high resistance state to its low resistance state may be referred to as “setting” or “to set” the phase change material.
  • the low resistance state produced upon setting may be referred to as the “set state” of the phase change material.
  • An amount of energy sufficient to set the material may be referred to as the “set energy” or “setting energy”. Note that the set energy is different for each position or state along the high resistance plateau.
  • the reset state may be viewed as the accumulation state having the highest setting energy.
  • the right side of FIG. 2 corresponds to the behavior of the chalcogenide material when it has been set. Once set, the material is in its low resistance state and is influenced by the application of power or energy according to the post-setting region shown in right side of FIG. 2 .
  • This portion of the electrical resistance response curve may be referred to as the analog, multistate or greyscale region of the curve.
  • the application of energy to a material in a greyscale state may produce changes in its electrical resistance.
  • the change in electrical resistance is determined by the amount of energy applied and the rate at which the energy is applied.
  • the rate at which energy is provided corresponds to power and is an important factor in the behavior of a material in the post-setting, greyscale region.
  • an increase or decrease in electrical resistance may occur.
  • the behavior in the greyscale region is reversible. This reversibility is depicted by the two arrows shown in the greyscale region of FIG. 2 and underlies the direct overwrite feature of the material in the greyscale region.
  • a power and electrical resistance may be associated with each point in the greyscale region. If the applied power exceeds the power associated with the point describing a material in the greyscale region, the electrical resistance of the material increases. Conversely, if the applied power is less than the power associated with the point describing a material in the greyscale region, the electrical resistance decreases.
  • the reversibility is limited to the greyscale region of FIG. 2 . It is not possible to reverse the setting transformation by applying an energy corresponding to a point in the high resistance accumulation region of FIG. 2 that precedes (i.e. is to the left of) the setting transformation. It is possible, however, to restore the high resistance state of the material by applying a sufficiently high power to a material described by a point in the greyscale region of FIG. 2 . The application of such power corresponds to moving in the rightward direction in FIG. 2 , rather than in the direction of reversing the setting transformation. As shown in the greyscale region of FIG. 2 , the application of continually increasing amounts power leads to a continual increase in electrical resistance. Upon application of sufficient power to drive the material to the far right side of FIG. 2 , the material returns to its high resistance state and renews its high resistance plateau of accumulation states.
  • the power or rate of energy needed to transform a chalcogenide material of this embodiment from a greyscale state to a high resistance state may be referred to as the “reset power”, “resetting power”, “reset energy”, “resetting energy” or the like.
  • the low resistance set state corresponds to the greyscale state having the maximum reset energy.
  • the state of the material at the conclusion of the application of the reset energy may be referred to as the “reset state”.
  • the application of the reset power “resets” the material to produce a high resistance reset state and places the material in its accumulation region.
  • the behavior observed upon further application of energy after resetting is corresponds to that described hereinabove for the accumulation region of FIG. 2 .
  • references also describe the structural transformations from the crystalline state to the amorphous state (and vice versa) via a series of partially crystalline states in which the relative proportions of crystalline and amorphous regions vary underlying the operation of electrical and optical chalcogenide materials.
  • Representative chalcogenide materials are those that include one or more elements from column VI of the periodic table (the chalcogen elements) and optionally one or more chemical modifiers from columns HI. IV or V.
  • One or more of S, Se, and Te are the most common chalcogen elements included in the active material of the instant devices.
  • the chalcogen elements are characterized by divalent bonding and the presence of lone pair electrons. The divalent bonding leads to the formation of chain and ring structures upon combining chalcogen elements to form chalcogenide materials and the lone pair electrons provide a source of electrons for forming a conducting filament.
  • Trivalent and tetravalent modifiers such as Al, Ga, In, Ge, Sn, Si, P, As and Sb enter the chain and ring structures of chalcogen elements and provide points for branching and crosslinking.
  • Suitable deposition precursors for the instant invention include gas or vapor phase molecular compounds comprising a chalcogen element or liquid or solid phase compounds that are capable of being converted to a gas or vapor phase through, for example, evaporation or sublimation.
  • Representative precursors include alkyl compounds of chalcogen elements, chalcogen compounds including a chalcogen-carbon bond, amine compounds of chalcogen elements, and chalcogen compounds including a chalcogen-nitrogen bond.
  • the CVD reactor includes a substrate mount, multiple precursor inlets for delivering precursors in vapor or gas phase form directly or diluted in a carrier gas as well as separate overhead showerhead and backfill lines for providing background pressure of an inert ambient gas.
  • a silicon nitride wafer substrate was placed in a CVD reaction chamber.
  • Tris(dimethylamino)antimony Sb(N(CH 3 ) 2 ) 3
  • Sb antimony
  • Diisopropyltellurium (Te(CH(CH 3 ) 2 ) 2 ) was used as the tellurium (Te) precursor to provide the Te necessary for film formation.
  • the molecular forms of the two precursors are shown in FIG. 3 herein. Both precursors are liquids at ambient condition and were delivered to the CVD reactor in a vapor phase form through use of a bubbler.
  • the Sb-precursor and the Te-precursor were placed in separate bubblers connected through separate lines to the CVD reactor. Each bubbler and its delivery lines were heated to 75° C.
  • N 2 was used as a carrier gas for delivering each of the precursors to the CVD reactor. N 2 was bubbled through each bubbler at a flow rate of 300 sccm to produce a gas stream containing each precursor in a vapor phase form diluted in N 2 , which serves as a carrier gas. Each of these gas streams was further diluted in another 200 sccm of N 2 and then introduced into the CVD reactor to undergo a film formation reaction.
  • the substrate was heated to 350° C. and was rotated at 50 rpm during the CVD reaction. Rotation of the substrate promotes uniformity of deposition across the substrate.
  • the reaction was permitted to run for ⁇ 30 minutes and on conclusion of the reaction, a film of about 3000 ⁇ in thickness had been prepared on the substrate.
  • the film was analyzed using Auger emission spectroscopy.
  • the results of Auger depth profiling are shown in FIG. 4 herein.
  • the Auger analysis confirmed the presence of Sb and Te in the deposited film and further showed that the Sb:Te atomic ratio was approximately 36:56 or 2:3.1, which is in agreement with the expected ratio for Sb 2 Te 3 .
  • the depth profiling further shows the uniformity of the composition of the film in the thickness direction. This indicates that a uniform binary film was deposited instead of separate layers or regions of Sb and Te.
  • FIG. 5 herein shows a scanning electron micrograph of a portion of the deposited film.
  • the micrograph was obtained at a magnification of 4000 ⁇ .
  • the micrograph indicates that the deposited film is polycrystalline in nature.
  • a typical grain size in the film is on the order of microns.
  • a two layer structure including solid phase layers of Sb 2 Te 3 and Ge is prepared in a CVD process.
  • the deposition was performed on a SiN substrate that was rotated at 50 rpm.
  • the CVD reactor, the Sb-precursor and Te-precursor used in this example are as described in EXAMPLE 1 hereinabove.
  • the Ge-precursor was isobutylgermane, H 3 Ge(i-C 4 H 9 ), and has the molecular form shown in FIG. 6 herein.
  • the Ge-precursor is a high vapor pressure liquid at ambient conditions and was delivered to the CVD reactor through a bubbler.
  • the deposition began with deposition of a Ge layer.
  • the Ge-precursor was placed in a bubbler. 200 sccm of He was bubbled through the Ge-precursor to provide a gas stream containing the Ge-precursor in a vapor phase form in He as a carrier gas. This gas stream was further diluted with 300 sccm of He and then injected into the reactor.
  • 400 sccm He was injected through the showerhead and 250 sccm He was injected through the backfill line.
  • the reactor pressure during deposition of the Ge layer was approximately 6 Torr and the substrate temperature was approximately 400° C. The deposition was allowed to proceed for 15 minutes and was then terminated. The reactor was purged without removing the substrate containing the Ge layer and readied for deposition of an Sb 2 Te 3 layer.
  • the Sb 2 Te 3 layer was deposited directly onto the Ge layer under conditions as described in EXAMPLE 1 hereinabove. The deposition was permitted to run for 25 minutes and then terminated.
  • the resulting two-layer structure may be referred to herein as the as-deposited structure, as deposited multilayer structure, penultimate structure, penultimate multilayer structure, or the like.
  • the penultimate structure subsequently subjected to electrical test measurements. Two electrical probes were placed in contact with the upper Sb 2 Te 3 layer of the structure and the current-voltage (I—U(V)) and resistance-current (R—I) responses of the two-layer material were measured. The probe tips had a diameter of ⁇ 2.5 ⁇ m and were separated by a distance of a few hundred microns. In the current-voltage measurements, the current passing between the probes was measured as a function of the voltage applied between the probes. In the resistance-current measurements, current pulses having different amplitudes were applied and the resistance of the sample following termination of the pulse was measured.
  • FIG. 7 shows the R—I response
  • FIG. 8 shows the I—U(V) response of the as-deposited (penultimate) structure.
  • the response of the penultimate structure is given by the set of points collectively labeled 100 in the R—I measurement shown in FIG. 7 and by the set of points collectively labeled 200 in the I—U(V) measurement shown in FIG. 8 .
  • the response curve 100 shown in FIG. 7 indicates that the as-deposited (penultimate) structure has a low resistance and undergoes no significant transformation in structure over the range of currents investigated. This behavior is consistent with a crystalline state for the material.
  • the I—U(V) response curve 200 shown in FIG. 8 is also consistent with a crystalline state for the as-deposited (penultimate) structure.
  • a high amplitude current pulse was applied to the structure to form an ultimate structure.
  • the resistance between the electrical probes was measured at low current and was observed to be approximately 1 M ⁇ (10 6 ⁇ ). The result of this measurement is indicated by the point 10 in FIG. 7 .
  • the current-voltage characteristics of the ultimate structure were tested. The results of this measurement are shown by the set of points collectively labeled 400 in FIG. 8 .
  • the current-voltage response following application of the high amplitude current pulse shows an electrical switching behavior. At low voltages, the response is linear with a small slope that is indicative of a high resistance structure.
  • the structure Upon reaching a voltage of slightly above 2.5V (i.e. upon reaching the threshold voltage of the structure), the structure switches from a high resistance state to a low resistance state as evidenced by the switchback behavior of the current-voltage response curve.
  • the switching transition demonstrated by the set of points 400 in FIG. 8 is analogous to the transition from a resistive regime to a conductive regime as described in U.S. patent applications Pub. No. 20040178401, the disclosure of which is hereby incorporated by reference herein.
  • the resistance-current characteristics of the ultimate structure were measured to examine the effect of the application of the high amplitude current pulse.
  • the results of the measurement are shown by the points collectively labeled 300 in FIG. 7 .
  • the resistance of the structure is about 1 M ⁇ , as described above.
  • a series of current pulses of progressively higher current amplitude was subsequently applied to the ultimate structure.
  • Application of current pulses up to ⁇ 3 mA resulted in a marked decrease in the resistance of the ultimate structure.
  • the resistance-current behavior depicted by the set of points 300 illustrates the setting and resetting characteristics of the ultimate structure.
  • the decrease in resistance observed for current pulses up to ⁇ 3 mA corresponds to the accumulation behavior and setting transformation of chalcogenide materials.
  • the leveling and increase in resistance observed above ⁇ 3 mA correspond to the multistate, direct overwrite behavior of chalcogenide materials and attainment of a resistance comparable to the initial resistance corresponds to the resetting transformation of a chalcogenide material.
  • the energy accumulation capability, set transformation, multistate regime and reset transformation are described, for example, in U.S. Pat. Nos. 5,912,839; 6,141,241; 6,714,954; and 6,671,710; the disclosures of which are hereby incorporated by reference herein.
  • the instant inventors believe that application of a high current amplitude pulse to the as-deposited (penultimate) structure induces a diffusion or interdiffusion of elements between the individual layers such that a three-element chalcogenide composition is formed in the ultimate structure, where the three-element composition is one that exhibits electrical switching upon application of a threshold voltage.
  • the ultimate structure may additionally exhibit accumulation, setting and resetting characteristics.
  • the instant inventors believe that a three-element composition is formed through the post-deposition application of energy, such that the electrical switching characteristics analogous to that shown by the set of points 400 in FIG. 8 and accumulation, setting and resetting characteristics analogous to those shown by the set of points 300 in FIG. 7 for the ultimate structure are induced.
  • FIG. 9 shows a further measurement, depicted by the set of points collectively labeled 350 , of the resistance-current characteristics of the ultimate structure.
  • the lower set of points collectively labeled 100 duplicates the points labeled 100 in FIG. 7 .
  • the initial state 20 of the structure for this measurement differed from the initial state 10 of the experiment shown in FIG. 7 .
  • the initial resistance was about a factor of 1000 smaller for the experiment of FIG. 9 than for the experiment of FIG. 7 .
  • accumulation, setting, reversible multistate, and resetting characteristics are exhibited by the structure.
  • the lower initial resistance leads to a smaller decrease in resistance upon setting. Such behavior is consistent with the expected behavior of the cognitive chalcogenide materials discussed in the prior art.
  • the reversible multistate region extends from about 2 mA up to the reset state ( ⁇ 5.8 mA).
  • the reversible multistate region includes a plurality of states distinguishable based on resistance. The range of resistances within the plurality exceeds a factor of 10.
  • a single layer three-element solid phase chalcogenide thin film is deposited by chemical vapor deposition.
  • the deposition was performed on a SiN substrate that was rotated at 50 rpm.
  • the CVD reactor, the Sb-precursor, Te-precursor and Ge-precursor used in this example are as described in EXAMPLE 1 and EXAMPLE 2 hereinabove.
  • the deposition in this example was accomplished through a reaction of the Sb-precursor, Te-precursor, and Ge-precursor, where all three precursors were present simultaneously in the CVD reactor.
  • the precursors were introduced into the CVD reactor through separate feed lines.
  • Helium (He) was used as a carrier gas for all three precursors.
  • the Sb-precursor and Te-precursor were placed in separate bubblers heated to 75° C. and delivered to the CVD reactor through separate feed lines, also heated to 75° C. He was bubbled through the Sb-precursor bubbler at a flow rate of 200 sccm to produce a gas stream containing the Sb-precursor in a vapor phase form diluted in He, which serves as a carrier gas.
  • This gas stream was further diluted in another 100 sccm of He and then introduced into the CVD reactor to provide the Sb-precursor in a vapor phase form to the film formation reaction.
  • He was bubbled through the Te-precursor bubbler at a flow rate of 200 sccm to produce a gas stream containing the Te-precursor in a vapor phase form diluted in He, which serves as a carrier gas.
  • This gas stream was further diluted in another 100 sccm of He and then introduced into the CVD reactor to provide the Te-precursor in a vapor phase form to the film formation reaction.
  • the Ge-precursor was placed in a separate bubbler.
  • FIG. 10 is a low magnification (2000 ⁇ ) image of the film and shows several larger crystallites 650 in the presence of a finer grain background material 600 .
  • FIG. 11 shows a high magnification image (6000 ⁇ ) of one of the larger crystallites 650 .
  • Elemental analysis of the background material 600 and crystallites 650 were completed using EDS.
  • the EDS results indicated that the ratio of Ge:Sb:Te in the background material 600 was 1:2:3, thus indicating a stoichiometric GeSb 2 Te 3 composition.
  • the EDS results indicated that the ratio of Ge:Sb:Te in the crystallites 650 was 2:2:5, thus indicating a stoichiometric Ge 2 Sb 2 Te 5 composition.
  • the film was further analyzed using Auger emission depth profiling and representative results are shown in FIG. 12 herein.
  • the Auger analysis confirmed the presence of Ge, Sb and Te in the film and further showed that Ge, Sb and Te atomic compositions were fairly uniform with some fluctuation in the depth direction. This result confirms the formation of a ternary composition throughout the thin film, rather than multiple binary or single element regions, layers or domains.
  • the ternary chalcogenide film was subsequently subjected to electrical test measurements. Two electrical probes were placed in contact with the film and the current-voltage (I—U(V)) and resistance-current (R—I) responses of the film were measured as described in EXAMPLE 2 hereinabove. The current-voltage results show electrical switching similar to that described in EXAMPLE 2 hereinabove with a threshold voltage above 2V.
  • the resistance-current results are shown in FIG. 13 .
  • Current pulses of ⁇ 500 ns were used in this experiment.
  • the ternary chalcogenide film exhibited a high initial resistance and displayed a high resistance plateau upon application of current pulses have amplitudes up to about 0.5 mA.
  • the behavior observed in the high resistance plateau corresponds to the accumulative or cognitive functionality described in EXAMPLE 2 hereinabove.
  • the film In the current pulse amplitude region between about 0.5 mA and about 1 mA, the film exhibited a sharp decrease in resistance, behavior that corresponds to the setting transformation of the ternary chalcogenide film as described in EXAMPLE 2 hereinabove.
  • FIG. 13 This resistance-current results of FIG. 13 show that the ternary chalcogenide thin film formed through the chemical vapor deposition process of this example has a series of states, which may be characterized according to resistance.
  • Each of the data points shown in FIG. 13 corresponds to representative states of the chalcogenide thin film and a resistance value can be associated with each state.
  • the states include a plurality of states having distinguishable resistances. The resistances of the states within the plurality differ by a factor of up to eight.
  • the electrical measurement results show that the ternary chalcogenide material formed in this experiment displays the electrical switching, cognitive, accumulation, setting, resetting and multistate memory functionality described in the patents incorporated by reference herein.
  • a single layer two-element (GeTe) solid phase chalcogenide thin film is deposited by chemical vapor deposition.
  • the deposition was performed on a SiN substrate that was rotated at 75 rpm.
  • the CVD reactor, Te-precursor and Ge-precursor used in this example are as described in EXAMPLE 1, EXAMPLE 2 and EXAMPLE 3 hereinabove.
  • the deposition in this example was accomplished through a reaction of the Te-precursor and the Ge-precursor, where both precursors were present simultaneously in the CVD reactor.
  • the precursors were introduced into the CVD reactor through separate feed lines.
  • Helium (He) was used as a carrier gas for both precursors.
  • the Te-precursor was placed in a bubbler heated to 75° C. and delivered to the CVD reactor through separate feed lines, also heated to 75° C. He was bubbled through the Te-precursor bubbler at a flow rate of 100 sccm to produce a gas stream containing the Te-precursor in a vapor phase form diluted in He, which serves as a carrier gas.
  • This gas stream was further diluted in another 50 sccm of He and then introduced into the CVD reactor to provide the Te-precursor in a vapor phase form to the film formation reaction.
  • the Ge-precursor was placed in a separate bubbler. 100 sccm of He was bubbled through the Ge-precursor bubbler to provide a gas stream containing the Ge-precursor in a vapor phase form in He as a carrier gas.
  • This gas stream was further diluted with 150 sccm of He and then injected into the CVD reactor to provide the Ge-precursor in a vapor phase form to the film formation reaction.
  • FIG. 14 is a 2000 ⁇ image of the film and shows several larger crystallites 750 in the presence of a finer grain background material 700 . Elemental analysis of the background material 700 and crystallites 750 were completed using EDS. The EDS results indicated that the ratio of Ge:Te in the background material 700 was approximately 1:1, thus indicating a stoichiometric GeTe composition. The EDS results indicated that the ratio of Ge:Te in the crystallites 750 was also approximately 1:1, thus indicating a stoichiometric GeTe composition.
  • the film was further analyzed using Auger emission depth profiling.
  • the Auger analysis confirmed the presence of Ge and Te in the film and further showed that the Ge and Te atomic compositions were uniform in the depth direction. This result confirms the formation of a binary GeTe composition throughout the thin film.
  • the GeTe chalcogenide film was subsequently subjected to electrical test measurements. Two electrical probes were placed in contact with the film and the current-voltage (I—U(V)) and resistance-current (R—I) responses of the film were measured as described in EXAMPLE 2 hereinabove.
  • FIG. 15 shows the R—I response
  • FIG. 16 shows the I—U(V) response of the GeTe film.
  • the response of the as-deposited GeTe film is given by the set of points collectively labeled 810 in the R—I measurement shown in FIG. 15 and by the set of points collectively labeled 850 in the I—U(V) measurement shown in FIG. 16 .
  • the response curve 810 shown in FIG. 15 indicates that the as-deposited GeTe film has a low resistance and undergoes no significant transformation in structure over the range of currents investigated. This behavior is consistent with a crystalline state for the as-deposited material.
  • the I—U(V) response curve 850 shown in FIG. 16 is also consistent with a crystalline state for the as-deposited material.
  • a high amplitude current pulse ( ⁇ 40 mA applied for ⁇ 1 ⁇ s) was applied between the probe tips to induce amorphization and to establish an initial state for subsequent measurements.
  • a similar procedure was used to establish various initial states in the examples described hereinabove.
  • the resistance between the electrical probes was measured at low current and was observed to be approximately 1 Mn (10 6 ⁇ ). The result of this measurement is indicated by the point 30 in FIG. 15 .
  • the current-voltage characteristics of the GeTe material were tested. The results of this measurement are shown by the set of points collectively labeled 860 in FIG. 16 .
  • the current-voltage response following application of the high amplitude current pulse shows an electrical switching behavior.
  • the response is linear with a small slope that is indicative of a high resistance material.
  • a voltage of about 3.25 V a voltage corresponding to the threshold voltage of the material
  • the GeTe material switches from a high resistance state to a low resistance state as evidenced by the switchback behavior of the current-voltage response curve.
  • the switching transition demonstrated by the set of points 860 in FIG. 16 is analogous to the transition from a resistive regime to a conductive regime as described in EXAMPLE 2 hereinabove.
  • the resistance-current characteristics of the GeTe material were measured to examine the effect of the amorphizing pulse on these characteristics.
  • the results of the measurement are shown by the points collectively labeled 820 in FIG. 15 .
  • the resistance of the structure is about 1 M ⁇ and corresponds to the point labeled 30 , as described above.
  • a series of current pulses of progressively higher current amplitude was subsequently applied.
  • Application of a current pulse of close to ⁇ 3 mA resulted in a marked decrease in the resistance of the GeTe film and demonstrates the accumulation, cognitive, and setting functionality of the film.
  • FIG. 15 show the results of another resistance-current measurement in which the initial state of the GeTe film was adjusted through use of a current pulse to provide the state indicated at 40 in FIG. 15 .
  • a series of additional current pulses of increasingly higher amplitude were applied to the material in small incremental steps to map out the variation of resistance with current.
  • the points 830 show a high resistance plateau for current amplitudes up to about 0.75 mA, followed by a transformation region and leveling of resistance above about 0.75 mA.
  • the instant invention extends generally to the chemical vapor deposition of chalcogenide thin films exhibiting electrical switching, accumulation, setting, resetting and/or memory functionality as described hereinabove.
  • the deposition occurs on a stationary substrate.
  • the deposition occurs on a moving substrate, such as a continuous web substrate, discrete substrates positioned on a moving conveyor or other transported substrates.
  • the latter embodiment provides for the continuous deposition of a chalcogenide material according to the chemical vapor deposition process of the instant invention.
  • the deposition chamber in the embodiment which includes a moving substrate includes a substrate inlet port into which the substrate is fed.
  • the deposition chamber further includes means for delivering deposition precursors and the rate of delivery of deposition precursors and rate of transportation of the moving substrate are optimized to insure adequate residence time of the substrate in the growth environment of the chamber to insure deposition of a chalcogenide thin film.
  • the deposition chamber further includes a substrate outlet port out of which the substrate, now containing the deposited thin film, is withdrawn. Deposition onto a moving substrate can occur through the formation of a multilayer structure as described in EXAMPLE 2 hereinabove or through the simultaneous introduction of multiple deposition precursors to form a single layer, multielement chalcogenide thin film as described in EXAMPLE 3 and EXAMPLE 4 hereinabove.
  • the scope of this embodiment includes deposition onto a substrate that is continuously in motion during deposition as well as deposition onto substrates that are stationary during deposition, but which are transported sequentially into the deposition chamber for deposition in, for example, a “start-stop” or intermittent motion mode of operation in which substrate motion is interrupted during deposition and resumed upon completion of the deposition.

Abstract

A chemical vapor deposition (CVD) process for preparing electrical and optical chalcogenide materials. In a preferred embodiment, the instant CVD-deposited materials exhibit one or more of the following properties: electrical switching, accumulation, setting, reversible multistate behavior, resetting, cognitive functionality, and reversible amorphous-crystalline transformations. In one embodiment, a multilayer structure, including at least one layer containing a chalcogen element, is deposited by CVD and subjected to post-deposition application of energy to produce a chalcogenide material having properties in accordance with the instant invention. In another embodiment, a single layer chalcogenide material having properties in accordance with the instant invention is formed from a CVD deposition process including three or more deposition precursors, at least one of which is a chalcogen element precursor. Preferred materials are those that include the chalcogen Te along with Ge and/or Sb.

Description

    FIELD OF INVENTION
  • This invention relates to a process for preparing chalcogenide materials. More particularly, this invention relates to the formation of thin film chalcogenide materials through a metalorganic chemical vapor deposition process. Most particularly, this invention relates to the metalorganic chemical vapor deposition of chalcogenide materials comprising Ge, Sb and Te.
  • BACKGROUND OF THE INVENTION
  • Chalcogenide materials are materials that contain a chalcogen element (O, S, Se, Te) and typically one or more additional elements that serve to modify electronic or structural properties. The II-VI semiconductors (e.g. CdS, ZnTe etc.) are a well-known class of chalcogenide materials. These materials have been widely investigated for their wide bandgap properties and their potential for providing short wavelength light emission for LED and laser applications. Another important class of chalcogenide materials includes the expansive series of chalcogenide materials, initially developed by S. R. Ovshinsky, that are currently being used in optical and electrical memory and switching applications. These chalcogenide materials may be referred to herein as Ovonic chalcogenide materials. Among the Ovonic chalcogenide materials are chalcogenide phase change materials that are currently widely in use in optical recording technologies. The active materials in CD and DVD applications are chalcogenide materials that have a crystalline state and an amorphous state whose relative proportions can be reversibly and reproducibly varied through the application of optical energy. These materials can be used to store information by defining a series of two or more distinct structural states, each of which is defined by a characteristic proportion of crystalline and amorphous phase domains within a given volume, and associating a distinct information value to each structural state. Storage of an information value occurs by applying optical energy to the phase change material in an amount necessary to convert the material to the structural state associated with the information value.
  • The optical phase change chalcogenide materials are reversibly transformable between different structural states through the judicious application of energy. The proportion of amorphous phase can be increased by applying energy sufficient to create a local temperature in the phase change material that exceeds the melting temperature and removing the energy at a rate sufficient to prevent crystallization upon cooling. The proportion of crystalline phase can be increased by applying energy sufficient to create a local temperature in the phase change material that exceeds the crystallization temperature so that a controlled transformation of amorphous phase material to crystalline phase material is induced. Reading of the information content of the phase change material occurs through the detection of a physical characteristic of the structural state of the material. In optical recording, for example, reflectivity is a widely used as a parameter for detecting the structural state. The reflectivity difference between the crystalline and amorphous states provides sufficient contrast to permit clear resolution of structural states that differ with respect to the relative proportions of crystalline and amorphous phase volume fractions.
  • Two other important types of Ovonic chalcogenide materials are the electrical switching and electrical memory materials. The Ovonic electrical switching chalcogenide materials are switchable between a resistive state and a conductive state upon application of a threshold voltage. In the resistive state, the materials inhibit the flow of electrical current and upon application of the threshold voltage, the material switches nearly instantaneously to its conductive state to permit the flow of current. In the Ovonic electrical memory materials, application of electrical energy (typically in the form of current pulses) induces changes in the structural state of the chalcogenide material. The relative volume fraction of crystalline and amorphous phase domains can be continuously varied through judicious control of the duration and magnitude of a series of one or more applied current pulses. Each structural state has a unique resistance and each resistance value can be associated with a distinct information value. By applying an appropriate current pulse, the electrical chalcogenide memory material can be programmed into the resistance state that corresponds to a particular information value to write that value to the material. The electrical memory material can be transformed among its different resistance states to provide erasing and rewriting capabilities. Both the electrical and optical chalcogenide memory materials can be incorporated into arrays to provide advanced, high density memory capability.
  • As the appreciation of the range of applications of available from chalcogenide materials grows, greater attention is being placed on further understanding their properties and on developing new chalcogenide materials that exhibit a wider range of properties. The development of new materials requires the synthesis or deposition of either new compositions or existing compositions having unique microstructures. The primary preparation methods for the optical and electrical chalcogenide materials are sputtering and physical vapor deposition. Although these techniques have provided for a number very interesting and useful materials, it is expected that the development of new synthetic or preparation methods will expand the range of compositions and properties of chalcogenide materials and will further the objective of expanding the applications of chalcogenide materials.
  • Chemical vapor deposition, hereinafter referred to as CVD, is a widely used technique for the synthesis of materials. In the CVD process, precursors of the constituent elements of a material are reacted to produce a thin film on a substrate. The reaction of the CVD precursors occurs either homogeneously in the gas phase or heterogeneously at the solid-gas interface of the substrate surface. Precursors for many elements are available and a variety of thin film compositions can be synthesized using CVD.
  • In CVD processing, precursors are introduced into the reactor in gas phase form. Precursors that are in the gas phase at room conditions are directly introduced into the reactor, typically in diluted form via a carrier gas. Liquid and solid phase precursors are vaporized or sublimed and then introduced into the reactor, also typically in diluted form in the presence of a carrier gas. Upon introduction into the reactor, precursors containing the chemical constituents of the desired material are decomposed (thermally, photochemically, or in a plasma) to provide intermediate species of the constituents that subsequently react to form a thin film of desired composition. The rate of deposition, stoichiometry, composition and morphology of the film can be varied through appropriate control over process parameters such as reaction temperature; substrate; selection of precursor; reactor pressure; and the rate of introduction of precursors into the reactor. CVD offers the advantages of providing high purity thin films at relatively low temperatures.
  • Although CVD, has been widely used for II-VI materials that contain chalcogenide elements and simple binary chalcogenides such as Sb2Te3, its use for the Ovonic family of optical and electrical chalcogenide materials has been virtually non-existent due to the anticipated difficulties associated with producing the multiple element (ternary and higher) compositions typically associated with the most effective optical and electrical switching and memory chalcogenide materials. CVD synthesis of the optical and electrical switching and memory chalcogenides is an outstanding challenge that remains to be addressed. Successful development of the CVD synthesis of these materials is expected to provide a wider range of compositions with more diverse switching, memory and phase change characteristics and accordingly will provide new materials that can fulfill the ever-increasing expectations for chalcogenide materials.
  • SUMMARY OF THE INVENTION
  • This invention provides a chemical vapor deposition (CVD) process for preparing chalcogenide materials suitable for use in optical and electrical switching and memory applications. A chalcogenide precursor is reacted with one or more precursors containing other elements to produce a chalcogenide thin film in a CVD process.
  • In one embodiment, the chalcogenide thin film is an optical phase change material that is reversibly transformable between a high reflectivity state and a low reflectivity state upon application of optical energy, where the high reflectivity and low reflectivity states differ in fractional crystallinity.
  • In another embodiment, the chalcogenide thin film is an electrical switching material that can be switched from a high resistance state to a low resistance state upon application of a threshold voltage, where the low resistance state includes at least a filamentary portion that exhibits high conductivity.
  • In another embodiment, the chalcogenide thin film is an electrical memory material in which the relative proportions of crystalline and amorphous phase volumes can be varied through the application of an electrical signal.
  • In a preferred embodiment, the instant CVD-prepared chalcogenide material comprises Te. In another preferred embodiment, the instant CVD-prepared chalcogenide material comprises Te and Ge.
  • In yet another preferred embodiment, the instant CVD-prepared chalcogenide material comprises Te and Sb.
  • In still another preferred embodiment, the instant CVD-prepared chalcogenide material is GeTe.
  • In still another preferred embodiment, the instant CVD-prepared chalcogenide material is Sb2Ge2Te5.
  • The instant invention provides for chalcogenide deposition onto stationary or continuous web substrates.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1. Current-voltage characteristics of a chalcogenide material exhibiting a switching transformation.
  • FIG. 2. Resistance characteristics of a chalcogenide material as a function of applied energy or power.
  • FIG. 3. Schematic molecular depictions of an Sb precursor and a Te precursor suitable for CVD deposition of chalcogenide materials.
  • FIG. 4. Depth profile obtained from Auger emission spectroscopy of a CVD-deposited Sb2Te3 thin film.
  • FIG. 5. Scanning electron micrograph of a CVD-deposited Sb2Te3 thin film.
  • FIG. 6. Schematic molecular depictions of a Ge precursor suitable for CVD deposition of chalcogenide materials.
  • FIG. 7. Resistance as a function of current characteristics of a two-layer CVD deposited thin film structure.
  • FIG. 8. Current as a function of voltage characteristics of a two-layer CVD deposited thin film structure.
  • FIG. 9. Resistance as a function of current characteristics of a two-layer CVD deposited thin film structure.
  • FIG. 10. Low magnification (2000×) image of a Ge—Sb—Te ternary chalcogenide material deposited by CVD.
  • FIG. 11. High magnification (6000×) image of a Ge—Sb—Te ternary chalcogenide material deposited by CVD.
  • FIG. 12. Depth profile obtained from Auger emission spectroscopy of a CVD-deposited ternary Ge—Sb—Te thin film.
  • FIG. 13. Resistance as a function of current characteristics of a CVD-deposited ternary Ge—Sb—Te thin film.
  • FIG. 14. Low magnification (2000×) image of a Ge—Te binary chalcogenide material deposited by CVD.
  • FIG. 15. Resistance as a function of current characteristics of a Ge—Te binary chalcogenide material deposited by CVD.
  • FIG. 16. Current as a function of voltage characteristics of a Ge—Te binary chalcogenide material deposited by CVD.
  • DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS
  • The instant invention demonstrates the chemical vapor deposition (CVD) synthesis of optical and electrical chalcogenide materials in thin film form. As used herein, CVD encompasses all variations of chemical vapor deposition including those generally referred to in the art as VPE, MOVPE, MOCVD, OMVPE, OMCVD, PECVD and RPCVD.
  • A chalcogenide material within the scope of the instant invention is a material that includes at least one chalcogen element (S, Se, or Te) in an oxidized, reduced or neutral state. In a preferred embodiment, the chalcogenide materials include one or more non-chalcogen elements in combination with a chalcogen element.
  • In a preferred embodiment of the instant invention, a chalcogenide precursor is combined with one or more additional precursors in a CVD process to produce solid phase chalcogenide materials containing two or more elements. As used herein, a chalcogenide precursor is a chemical species that includes a chalcogen element and is able to contribute a chalcogen element during the formation and growth of a chalcogenide material in the instant CVD deposition process. The CVD deposition occurs in a CVD reactor or chamber. The CVD reactor includes a substrate onto which deposition occurs. The substrate can be a stationary substrate (e.g. a wafer) or a moving substrate (e.g. continuous web). The substrate can be lattice-matched to the CVD-deposited thin film or not. Growth precursors for the deposition are introduced into the CVD reactor and the reaction is commenced. During deposition, the reactor pressure and temperature are adjusted to optimize the deposition rate and purity of the thin film that is formed. Depending on the composition, substrate, reactor conditions, precursors etc. the thin film formed can be epitaxial, crystalline, polycrystalline, amorphous, homogeneous, heterogeneous etc. Two CVD processing strategies are employed in the instant invention. In one embodiment, the instant chalcogenides are prepared through a direct CVD process, in which precursors for each element to be included in the ultimate thin film material are introduced simultaneously into a CVD reactor to form a multi-element chalcogenide material. In another embodiment, the instant chalcogenides are prepared through an alternating CVD process in which a penultimate multilayer structure is deposited, where each of the alternately deposited layers includes a different subset of the elements to be included in the intended ultimate composition and a post-CVD processing step is used to induce a transformation of the penultimate multilayer structure into the ultimate film.
  • Successful CVD synthesis of multiple element materials requires careful design of the precursor species. The CVD reaction is a gas phase reaction of precursors. It is therefore necessary to utilize gas phase precursors directly or to transform liquid and solid phase precursors into the gas phase prior to reaction. An important attribute of a precursor is the ability to introduce it at a steady and reproducible rate during the CVD reaction. Gas phase precursors are convenient for this purpose since they can be released and delivered to the reactor at a constant flow rate with a high degree of reproducibility. Oftentimes, gas phase precursors are diluted in a carrier gas such as He or Ar to control concentration in the reactor. Liquid and solid phase CVD precursors are also suitable, but require pre-delivery vaporization or sublimation prior to introduction into the CVD reactor. Vaporization or sublimation can be accomplished thermally or through entrainment in a carrier gas. Bubblers, for example, often used to deliver liquid phase precursors to CVD reactors. Solid phase precursors are often the most problematic in terms of achieving uniform precursor delivery rates because the surface area of a solid varies over the course of a deposition run. Mass flow controllers can be used to insure uniform delivery of vaporized or sublimed precursors into the CVD reactor.
  • Once the precursor is introduced into the CVD reactor, it reacts with other precursors to form a thin film. The reaction can occur through a gas phase reaction followed by deposition onto the substrate surface. Alternatively, the precursors can be decomposed (e.g. thermally or through plasma excitation) into reactive intermediate species (frequently including free radical species) that can combine in the gas phase or on the surface of the substrate to form the desired thin film. Many CVD reactions occur through decomposition of one or more precursors into reactive intermediate species that adsorb onto the substrate surface. Once on the surface, reactive species formed from different precursors react to form a multielement thin film.
  • When binary or multi-element materials as ultimate thin films or layers within a multilayer penultimate structure are to be prepared, two or more precursors are introduced simultaneously into the CVD reactor. The complexity of the process increases due to the need to insure comparable rates of reaction or decomposition of the different precursors in the gas phase reaction environment of the reactor. When a multi-element material is prepared, it is beneficial for the precursors to provide the necessary elements at similar rates so that more nearly uniform and homogeneous thin films are formed. If one precursor reacts at a significantly faster rate than other precursors, the possibility arises that a film of non-uniform or undesired composition forms. A faster reacting precursor, for example, may deposit a mono-elemental layer onto the substrate before appreciable reaction or decomposition of slower reacting precursors has occurred. As a result, the stoichiometric ratio desired in the deposited material may be lacking. In the case of ternary and higher compositions, preferential reactions between a subset of the precursors may also occur and lead to the formation of a thin film that is depleted with respect to the element(s) of the non-preferentially reacting precursor(s). A further complication arises if the elements (or reactive species containing the elements) desired in the deposited film differ appreciably in volatility. Volatility is a relevant consideration because surface desorption of the desired elements (or species containing the desired elements) can occur during CVD deposition. If the different elements of a multi-element composition desorb at appreciably different rates from the surface, the intended stoichiometry may not be achieved.
  • The CVD preparation of multi-element compositions therefore requires careful selection of precursors and reaction conditions. The reactivity of CVD precursors is influenced by the conditions in the reactor (e.g. temperature, pressure, and concentration) as well as by the chemical features of the precursor itself. The conditions within the reactor can be varied to optimize the quality of deposited thin films for a given combination of precursors and the individual precursors can be optimized with respect to their intrinsic reactivity through control of the structure and bonding of the precursor. Most precursors include a central element or elements that one wishes to incorporate into a CVD thin film along with peripheral elements or groups that are bonded to the central element or elements. Many precursors, for example, include a central metal or non-metal atom that is bonded by one or more ligands that decompose in the CVD deposition during the formation of the reactive intermediate that contains the central element. The bond strength between such ligands and the central atom is typically an important contributing factor in the rate of reaction or decomposition of the precursor. Through judicious control of the ligands or other substituents, the reactivity of a precursor with respect to the delivery of elements desired in the deposited thin film can be controlled through control of relevant factors such as decomposition rate, reaction rate and desorption rate. Chemical tuning of the properties of CVD precursors is an important degree of freedom in multi-element depositions. Such chemical tuning can be used to identify and optimize combinations of precursors to improve the quality of multi-element films and to minimize incorporation of impurity elements into the deposited film.
  • The instant invention focuses on the CVD synthesis of chalcogenide materials in thin film form. In a preferred embodiment, the chalcogenide material is an optical or electrical chalcogenide material that is useful in optical and electrical memory and switching applications. In another preferred embodiment, the chalcogenide material is not a II-VI material and accordingly lack a column II element (Zn, Cd, or Hg) or Mg in the composition. In another preferred embodiment, the chalcogenide material includes Te and one or more non-chalcogen elements. In another preferred embodiment, the chalcogenide material includes a chalcogen element and Sb. In another preferred embodiment, the chalcogenide material includes a chalcogen element and Ge.
  • In one embodiment of the instant invention, chalcogenide materials that exhibit electrical switching are prepared in a CVD process. The switching properties of chalcogenide materials have been previously exploited in OTS (Ovonic Threshold Switch) devices. The OTS has been described in U.S. Pat. Nos. 5,543,737; 5,694,146; and 5,757,446; the disclosures of which are hereby incorporated by reference, as well as in several journal articles including “Reversible Electrical Switching Phenomena in Disordered Structures”, Physical Review Letters, vol. 21, p.1450-1453 (1969) by S. R. Ovshinsky; “Amorphous Semiconductors for Switching, Memory, and Imaging Applications”, IEEE Transactions on Electron Devices, vol. ED-20, p. 91-105 (1973) by S. R. Ovshinsky and H. Fritzsche; the disclosures of which are hereby incorporated by reference.
  • The electrical switching properties of the chalcogenide materials used in the instant devices are schematically illustrated in FIG. 1, which shows the I-V (current-voltage) characteristics of a chalcogenide electrical switching material. The illustration of FIG. 1 corresponds to a two-terminal device configuration in which two spacedly disposed electrodes are in contact with a chalcogenide material and the current I corresponds to the current passing between the two electrodes. The I-V curve of FIG. 1 shows the current passing through the chalcogenide material as a function of the voltage applied across the material by the electrodes. The I-V characteristics of the material are symmetric with respect to the polarity of the applied voltage. For convenience, we consider the first quadrant of the I-V plot of FIG. 1 (the portion in which current and voltage are both positive) in the brief discussion of chalcogenide switching behavior that follows. An analogous description that accounts for polarity applies to the third quadrant of the I-V plot.
  • The I-V curve includes a resistive branch and a conductive branch. The branches are labeled in FIG. 1. The resistive branch corresponds, to the branch in which the current passing through the material increases only slightly upon increasing the voltage applied across the material. This branch exhibits a small slope in the I-V plot and appears as a nearly horizontal line in the first and third quadrants of FIG. 1. The conductive branch corresponds to the branch in which the current passing through the material increases significantly upon increasing the voltage applied across the material. This branch exhibits a large slope in the I-V plot and appears as a nearly vertical line in the first and third quadrants of FIG. 1. The slopes of the resistive and conductive branches shown in FIG. 1 are illustrative and not intended to be limiting, the actual slopes will depend on the chemical composition of the chalcogenide material. Regardless of the actual slopes, the conductive branch necessarily exhibits a larger slope than the resistive branch. When device conditions are such that the chalcogenide material is described by a point on the resistive branch of the I-V curve, the chalcogenide material or device may be said to be in a resistive state. When device conditions are such that the chalcogenide material is described by a point on the conductive branch of the I-V curve, the chalcogenide material or device may be said to be in a conductive state.
  • The switching properties of the electrical switching chalcogenide material used can be described by reference to FIG. 1. We consider a two-terminal device configuration and begin with a device that has no voltage applied across it. When no voltage is applied across the chalcogenide material, the material is in a resistive state and no current flows. This condition corresponds to the origin of the I-V plot shown in FIG. 1. The chalcogenide remains in a resistive state as the applied voltage is increased, up to a threshold voltage (labeled Vt in the first quadrant of FIG. 1). The slope of the I-V curve for applied voltages between 0 and V, is small in magnitude and indicates that the chalcogenide material has a high electrical resistance, a circumstance reflected in the terminology “resistive branch” used to describe this portion of the I-V curve. The high resistance implies low electrical conductivity and as a result, the current flowing through the material increases only weakly as the applied voltage is increased. Since the current through the material is very small, the resistive state of the chalcogenide may be referred to as the OFF state of the material.
  • When the applied voltage equals or exceeds the threshold voltage, the chalcogenide material transforms (switches) from the resistive branch to the conductive branch of the I-V curve. The switching event occurs nearly instantaneously and is depicted by the dashed line in FIG. 1. Upon switching, the device voltage decreases significantly and the device current becomes much more sensitive to changes in the device voltage. The chalcogenide material remains in the conductive branch as long as a minimum current, labeled Ih in FIG. 1, is maintained.
  • In another embodiment, the material prepared by the instant CVD process is a chalcogenide material having one or more high resistance accumulation states, a detectably distinct low resistance state and one or more greyscale states having intermediate resistance. As used herein, high and low resistance states refer to physical states characterized by high and low electrical resistances, respectively, where the electrical resistances of the high and low electrical resistance states are relative to and detectably distinct from each other. The greyscale states have electrical resistance values intermediate between the high and low resistance states.
  • FIG. 2 disclosed herein is a plot of the electrical resistance as a function of energy or power of a representative chalcogenide material of this embodiment. The application of energy to the chalcogenide material permits interconversion among the different states as described hereinbelow. The electrical resistance plot can be broadly classified into an accumulation region and a greyscale region where the two regions are separated by a nearly discontinuous change in electrical resistance. The accumulation region corresponds to the high resistance plateau shown on the left side of FIG. 2 herein and the greyscale region corresponds to the remaining portion of the electrical resistance response shown on the right side of FIG. 2 herein.
  • The accumulation region includes a plurality of high resistance states, each of which has a similar electrical resistance. The slope in the accumulation region can be nearly horizontal, as shown in FIG. 2, or may exhibit a gradual slope. States in the accumulation region may be referred to as accumulation states. If the chalcogenide material is initially in a high resistance state, the application of small amounts of energy leaves the material in a high resistance state. This behavior is depicted by the high resistance plateau region shown on the left side of FIG. 2. If a sufficient amount of energy is applied, however, the chalcogenide material transforms from its high resistance state to its low resistance state. This transformation is depicted by the steep reduction in electrical resistance immediately to the right of the high resistance plateau region of FIG. 2. This transformation of the material from its high resistance state to its low resistance state may be referred to as “setting” or “to set” the phase change material. The low resistance state produced upon setting may be referred to as the “set state” of the phase change material. An amount of energy sufficient to set the material may be referred to as the “set energy” or “setting energy”. Note that the set energy is different for each position or state along the high resistance plateau. The reset state may be viewed as the accumulation state having the highest setting energy.
  • The right side of FIG. 2 corresponds to the behavior of the chalcogenide material when it has been set. Once set, the material is in its low resistance state and is influenced by the application of power or energy according to the post-setting region shown in right side of FIG. 2. This portion of the electrical resistance response curve may be referred to as the analog, multistate or greyscale region of the curve. The application of energy to a material in a greyscale state may produce changes in its electrical resistance. The change in electrical resistance is determined by the amount of energy applied and the rate at which the energy is applied. The rate at which energy is provided corresponds to power and is an important factor in the behavior of a material in the post-setting, greyscale region.
  • Depending on the power and the state of the chalcogenide material in the greyscale region of FIG. 2, an increase or decrease in electrical resistance may occur. Furthermore, the behavior in the greyscale region is reversible. This reversibility is depicted by the two arrows shown in the greyscale region of FIG. 2 and underlies the direct overwrite feature of the material in the greyscale region. A power and electrical resistance may be associated with each point in the greyscale region. If the applied power exceeds the power associated with the point describing a material in the greyscale region, the electrical resistance of the material increases. Conversely, if the applied power is less than the power associated with the point describing a material in the greyscale region, the electrical resistance decreases.
  • The reversibility is limited to the greyscale region of FIG. 2. It is not possible to reverse the setting transformation by applying an energy corresponding to a point in the high resistance accumulation region of FIG. 2 that precedes (i.e. is to the left of) the setting transformation. It is possible, however, to restore the high resistance state of the material by applying a sufficiently high power to a material described by a point in the greyscale region of FIG. 2. The application of such power corresponds to moving in the rightward direction in FIG. 2, rather than in the direction of reversing the setting transformation. As shown in the greyscale region of FIG. 2, the application of continually increasing amounts power leads to a continual increase in electrical resistance. Upon application of sufficient power to drive the material to the far right side of FIG. 2, the material returns to its high resistance state and renews its high resistance plateau of accumulation states.
  • The power or rate of energy needed to transform a chalcogenide material of this embodiment from a greyscale state to a high resistance state may be referred to as the “reset power”, “resetting power”, “reset energy”, “resetting energy” or the like. The low resistance set state corresponds to the greyscale state having the maximum reset energy. The state of the material at the conclusion of the application of the reset energy may be referred to as the “reset state”. The application of the reset power “resets” the material to produce a high resistance reset state and places the material in its accumulation region. The behavior observed upon further application of energy after resetting is corresponds to that described hereinabove for the accumulation region of FIG. 2.
  • The behavior (including switching, memory, accumulation and cognitive operation) and chemical compositions of chalcogenide materials included within the scope of this invention have been described, for example, in the following U.S. Pat. Nos. 6,671,710; 6,714,954; 6.087,674; 5,166,758; 5,296,716; 5,534,711; 5,536,947; 5,596,522; 5,825,046; 5,687,112; 5,912,839; 3,271,591 and 3,530,441, the disclosures of which are hereby incorporated by reference. These references also describe proposed mechanisms that govern the behavior of the electrical and optical chalcogenide materials. The references also describe the structural transformations from the crystalline state to the amorphous state (and vice versa) via a series of partially crystalline states in which the relative proportions of crystalline and amorphous regions vary underlying the operation of electrical and optical chalcogenide materials.
  • Representative chalcogenide materials are those that include one or more elements from column VI of the periodic table (the chalcogen elements) and optionally one or more chemical modifiers from columns HI. IV or V. One or more of S, Se, and Te are the most common chalcogen elements included in the active material of the instant devices. The chalcogen elements are characterized by divalent bonding and the presence of lone pair electrons. The divalent bonding leads to the formation of chain and ring structures upon combining chalcogen elements to form chalcogenide materials and the lone pair electrons provide a source of electrons for forming a conducting filament. Trivalent and tetravalent modifiers such as Al, Ga, In, Ge, Sn, Si, P, As and Sb enter the chain and ring structures of chalcogen elements and provide points for branching and crosslinking.
  • Suitable deposition precursors for the instant invention include gas or vapor phase molecular compounds comprising a chalcogen element or liquid or solid phase compounds that are capable of being converted to a gas or vapor phase through, for example, evaporation or sublimation. Representative precursors include alkyl compounds of chalcogen elements, chalcogen compounds including a chalcogen-carbon bond, amine compounds of chalcogen elements, and chalcogen compounds including a chalcogen-nitrogen bond. Specific representative illustrations are provided in further detail in the examples that follow hereinbelow.
  • EXAMPLE 1
  • In this example, the CVD synthesis of Sb2Te3 on a silicon nitride substrate is demonstrated. The CVD reactor includes a substrate mount, multiple precursor inlets for delivering precursors in vapor or gas phase form directly or diluted in a carrier gas as well as separate overhead showerhead and backfill lines for providing background pressure of an inert ambient gas.
  • A silicon nitride wafer substrate was placed in a CVD reaction chamber. Tris(dimethylamino)antimony (Sb(N(CH3)2)3)was used as the antimony (Sb) precursor to provide the Sb necessary for film formation. Diisopropyltellurium (Te(CH(CH3)2)2) was used as the tellurium (Te) precursor to provide the Te necessary for film formation. The molecular forms of the two precursors are shown in FIG. 3 herein. Both precursors are liquids at ambient condition and were delivered to the CVD reactor in a vapor phase form through use of a bubbler. The Sb-precursor and the Te-precursor were placed in separate bubblers connected through separate lines to the CVD reactor. Each bubbler and its delivery lines were heated to 75° C. N2 was used as a carrier gas for delivering each of the precursors to the CVD reactor. N2 was bubbled through each bubbler at a flow rate of 300 sccm to produce a gas stream containing each precursor in a vapor phase form diluted in N2, which serves as a carrier gas. Each of these gas streams was further diluted in another 200 sccm of N2 and then introduced into the CVD reactor to undergo a film formation reaction. During the deposition, 250 sccm of N2 was delivered from the showerhead from above the substrate and 250 sccm of N2 was delivered from below the substrate through the backfill line. The total pressure in the CVD reactor during deposition was approximately 3 Torr.
  • The substrate was heated to 350° C. and was rotated at 50 rpm during the CVD reaction. Rotation of the substrate promotes uniformity of deposition across the substrate. The reaction was permitted to run for ˜30 minutes and on conclusion of the reaction, a film of about 3000 Å in thickness had been prepared on the substrate.
  • The film was analyzed using Auger emission spectroscopy. The results of Auger depth profiling are shown in FIG. 4 herein. The Auger analysis confirmed the presence of Sb and Te in the deposited film and further showed that the Sb:Te atomic ratio was approximately 36:56 or 2:3.1, which is in agreement with the expected ratio for Sb2Te3. The depth profiling further shows the uniformity of the composition of the film in the thickness direction. This indicates that a uniform binary film was deposited instead of separate layers or regions of Sb and Te.
  • FIG. 5 herein shows a scanning electron micrograph of a portion of the deposited film. The micrograph was obtained at a magnification of 4000×. The micrograph indicates that the deposited film is polycrystalline in nature. A typical grain size in the film is on the order of microns.
  • EXAMPLE 2
  • In this example, a two layer structure including solid phase layers of Sb2Te3 and Ge is prepared in a CVD process. The deposition was performed on a SiN substrate that was rotated at 50 rpm. The CVD reactor, the Sb-precursor and Te-precursor used in this example are as described in EXAMPLE 1 hereinabove. The Ge-precursor was isobutylgermane, H3Ge(i-C4H9), and has the molecular form shown in FIG. 6 herein. The Ge-precursor is a high vapor pressure liquid at ambient conditions and was delivered to the CVD reactor through a bubbler.
  • The deposition began with deposition of a Ge layer. The Ge-precursor was placed in a bubbler. 200 sccm of He was bubbled through the Ge-precursor to provide a gas stream containing the Ge-precursor in a vapor phase form in He as a carrier gas. This gas stream was further diluted with 300 sccm of He and then injected into the reactor. During deposition of the Ge layer, 400 sccm He was injected through the showerhead and 250 sccm He was injected through the backfill line. The reactor pressure during deposition of the Ge layer was approximately 6 Torr and the substrate temperature was approximately 400° C. The deposition was allowed to proceed for 15 minutes and was then terminated. The reactor was purged without removing the substrate containing the Ge layer and readied for deposition of an Sb2Te3 layer.
  • The Sb2Te3 layer was deposited directly onto the Ge layer under conditions as described in EXAMPLE 1 hereinabove. The deposition was permitted to run for 25 minutes and then terminated.
  • The resulting two-layer structure may be referred to herein as the as-deposited structure, as deposited multilayer structure, penultimate structure, penultimate multilayer structure, or the like. The penultimate structure subsequently subjected to electrical test measurements. Two electrical probes were placed in contact with the upper Sb2Te3 layer of the structure and the current-voltage (I—U(V)) and resistance-current (R—I) responses of the two-layer material were measured. The probe tips had a diameter of −2.5 μm and were separated by a distance of a few hundred microns. In the current-voltage measurements, the current passing between the probes was measured as a function of the voltage applied between the probes. In the resistance-current measurements, current pulses having different amplitudes were applied and the resistance of the sample following termination of the pulse was measured.
  • The results of the measurements are summarized in FIGS. 7 and 8 herein. FIG. 7 shows the R—I response and FIG. 8 shows the I—U(V) response of the as-deposited (penultimate) structure. The response of the penultimate structure is given by the set of points collectively labeled 100 in the R—I measurement shown in FIG. 7 and by the set of points collectively labeled 200 in the I—U(V) measurement shown in FIG. 8. The response curve 100 shown in FIG. 7 indicates that the as-deposited (penultimate) structure has a low resistance and undergoes no significant transformation in structure over the range of currents investigated. This behavior is consistent with a crystalline state for the material. The I—U(V) response curve 200 shown in FIG. 8 is also consistent with a crystalline state for the as-deposited (penultimate) structure.
  • Upon completion of the R—I and I—V measurements of the as-deposited (penultimate) structure, a high amplitude current pulse was applied to the structure to form an ultimate structure. After application of the pulse, the resistance between the electrical probes was measured at low current and was observed to be approximately 1 MΩ (106 Ω). The result of this measurement is indicated by the point 10 in FIG. 7. Following the resistance measurement, the current-voltage characteristics of the ultimate structure were tested. The results of this measurement are shown by the set of points collectively labeled 400 in FIG. 8. The current-voltage response following application of the high amplitude current pulse shows an electrical switching behavior. At low voltages, the response is linear with a small slope that is indicative of a high resistance structure. Upon reaching a voltage of slightly above 2.5V (i.e. upon reaching the threshold voltage of the structure), the structure switches from a high resistance state to a low resistance state as evidenced by the switchback behavior of the current-voltage response curve. The switching transition demonstrated by the set of points 400 in FIG. 8 is analogous to the transition from a resistive regime to a conductive regime as described in U.S. patent applications Pub. No. 20040178401, the disclosure of which is hereby incorporated by reference herein.
  • Upon completion of the current-voltage measurement, the resistance-current characteristics of the ultimate structure were measured to examine the effect of the application of the high amplitude current pulse. The results of the measurement are shown by the points collectively labeled 300 in FIG. 7. At low current, the resistance of the structure is about 1 MΩ, as described above. A series of current pulses of progressively higher current amplitude was subsequently applied to the ultimate structure. Application of current pulses up to ˜3 mA resulted in a marked decrease in the resistance of the ultimate structure. For current pulses between ˜3 mA and ˜5 mA, the resistance leveled off at a value in the 103-104 Ω range. Above −5 mA, the resistance increased and ultimately was restored to its initial value of ˜1 MΩ.
  • The resistance-current behavior depicted by the set of points 300 illustrates the setting and resetting characteristics of the ultimate structure. The decrease in resistance observed for current pulses up to ˜3 mA corresponds to the accumulation behavior and setting transformation of chalcogenide materials. The leveling and increase in resistance observed above ˜3 mA correspond to the multistate, direct overwrite behavior of chalcogenide materials and attainment of a resistance comparable to the initial resistance corresponds to the resetting transformation of a chalcogenide material. The energy accumulation capability, set transformation, multistate regime and reset transformation are described, for example, in U.S. Pat. Nos. 5,912,839; 6,141,241; 6,714,954; and 6,671,710; the disclosures of which are hereby incorporated by reference herein.
  • While not wishing to be bound by theory, the instant inventors believe that application of a high current amplitude pulse to the as-deposited (penultimate) structure induces a diffusion or interdiffusion of elements between the individual layers such that a three-element chalcogenide composition is formed in the ultimate structure, where the three-element composition is one that exhibits electrical switching upon application of a threshold voltage. The ultimate structure may additionally exhibit accumulation, setting and resetting characteristics. The instant inventors believe that a three-element composition is formed through the post-deposition application of energy, such that the electrical switching characteristics analogous to that shown by the set of points 400 in FIG. 8 and accumulation, setting and resetting characteristics analogous to those shown by the set of points 300 in FIG. 7 for the ultimate structure are induced.
  • FIG. 9 shows a further measurement, depicted by the set of points collectively labeled 350, of the resistance-current characteristics of the ultimate structure. The lower set of points collectively labeled 100 duplicates the points labeled 100 in FIG. 7. The initial state 20 of the structure for this measurement differed from the initial state 10 of the experiment shown in FIG. 7. Specifically, the initial resistance was about a factor of 1000 smaller for the experiment of FIG. 9 than for the experiment of FIG. 7. As can be seen in FIG. 9, accumulation, setting, reversible multistate, and resetting characteristics are exhibited by the structure. The lower initial resistance leads to a smaller decrease in resistance upon setting. Such behavior is consistent with the expected behavior of the cognitive chalcogenide materials discussed in the prior art. The reversible multistate region extends from about 2 mA up to the reset state (˜5.8 mA). The reversible multistate region includes a plurality of states distinguishable based on resistance. The range of resistances within the plurality exceeds a factor of 10.
  • This example thus demonstrates that post-deposition application of a high amplitude current pulse is capable of transforming an as-deposited penultimate multilayer structure that shows no electrical switching, accumulation, setting and/or resetting characteristics in its as-deposited form into an ultimate structure which shows one or more of such characteristics.
  • EXAMPLE 3
  • In this example, a single layer three-element solid phase chalcogenide thin film is deposited by chemical vapor deposition. The deposition was performed on a SiN substrate that was rotated at 50 rpm. The CVD reactor, the Sb-precursor, Te-precursor and Ge-precursor used in this example are as described in EXAMPLE 1 and EXAMPLE 2 hereinabove.
  • The deposition in this example was accomplished through a reaction of the Sb-precursor, Te-precursor, and Ge-precursor, where all three precursors were present simultaneously in the CVD reactor. The precursors were introduced into the CVD reactor through separate feed lines. Helium (He) was used as a carrier gas for all three precursors. The Sb-precursor and Te-precursor were placed in separate bubblers heated to 75° C. and delivered to the CVD reactor through separate feed lines, also heated to 75° C. He was bubbled through the Sb-precursor bubbler at a flow rate of 200 sccm to produce a gas stream containing the Sb-precursor in a vapor phase form diluted in He, which serves as a carrier gas. This gas stream was further diluted in another 100 sccm of He and then introduced into the CVD reactor to provide the Sb-precursor in a vapor phase form to the film formation reaction. He was bubbled through the Te-precursor bubbler at a flow rate of 200 sccm to produce a gas stream containing the Te-precursor in a vapor phase form diluted in He, which serves as a carrier gas. This gas stream was further diluted in another 100 sccm of He and then introduced into the CVD reactor to provide the Te-precursor in a vapor phase form to the film formation reaction. The Ge-precursor was placed in a separate bubbler. 200 sccm of He was bubbled through the Ge-precursor bubbler to provide a gas stream containing the Ge-precursor in a vapor phase form in He as a carrier gas. This gas stream was further diluted with 300 sccm of He and then injected into the CVD reactor to provide the Ge-precursor in a vapor phase form to the film formation reaction.
  • During the deposition, 400 sccm of He was delivered from the showerhead from above the substrate and 250 sccm of He was delivered from below the substrate through the backfill line. The total pressure in the CVD reactor during deposition was approximately 6 Torr. The substrate was heated to 400° C. during the CVD reaction. The reaction was permitted to run for ˜15 minutes and on conclusion of the reaction, a film of about 3000 Å in thickness had been prepared on the substrate.
  • A scanning electron microscopy analysis of the film was completed and selected results are presented in FIG. 10 and FIG. 11. FIG. 10 is a low magnification (2000×) image of the film and shows several larger crystallites 650 in the presence of a finer grain background material 600. FIG. 11 shows a high magnification image (6000×) of one of the larger crystallites 650. Elemental analysis of the background material 600 and crystallites 650 were completed using EDS. The EDS results indicated that the ratio of Ge:Sb:Te in the background material 600 was 1:2:3, thus indicating a stoichiometric GeSb2Te3 composition. The EDS results indicated that the ratio of Ge:Sb:Te in the crystallites 650 was 2:2:5, thus indicating a stoichiometric Ge2Sb2Te5 composition.
  • The film was further analyzed using Auger emission depth profiling and representative results are shown in FIG. 12 herein. The Auger analysis confirmed the presence of Ge, Sb and Te in the film and further showed that Ge, Sb and Te atomic compositions were fairly uniform with some fluctuation in the depth direction. This result confirms the formation of a ternary composition throughout the thin film, rather than multiple binary or single element regions, layers or domains.
  • The ternary chalcogenide film was subsequently subjected to electrical test measurements. Two electrical probes were placed in contact with the film and the current-voltage (I—U(V)) and resistance-current (R—I) responses of the film were measured as described in EXAMPLE 2 hereinabove. The current-voltage results show electrical switching similar to that described in EXAMPLE 2 hereinabove with a threshold voltage above 2V.
  • The resistance-current results are shown in FIG. 13. Current pulses of ˜500 ns were used in this experiment. The ternary chalcogenide film exhibited a high initial resistance and displayed a high resistance plateau upon application of current pulses have amplitudes up to about 0.5 mA. The behavior observed in the high resistance plateau corresponds to the accumulative or cognitive functionality described in EXAMPLE 2 hereinabove. In the current pulse amplitude region between about 0.5 mA and about 1 mA, the film exhibited a sharp decrease in resistance, behavior that corresponds to the setting transformation of the ternary chalcogenide film as described in EXAMPLE 2 hereinabove. In the current pulse amplitude region between about 1 mA and about 4 mA, the resistance leveled. Above about 4 mA, a sharp increase in the resistance of the film was observed, behavior that corresponds to a resetting of the film as described in EXAMPLE 2 hereinabove. The resistance-current characteristics shown in FIG. 13 were reproducible upon repeated performance of the experiment.
  • This resistance-current results of FIG. 13 show that the ternary chalcogenide thin film formed through the chemical vapor deposition process of this example has a series of states, which may be characterized according to resistance. Each of the data points shown in FIG. 13 corresponds to representative states of the chalcogenide thin film and a resistance value can be associated with each state. The states include a plurality of states having distinguishable resistances. The resistances of the states within the plurality differ by a factor of up to eight.
  • The electrical measurement results show that the ternary chalcogenide material formed in this experiment displays the electrical switching, cognitive, accumulation, setting, resetting and multistate memory functionality described in the patents incorporated by reference herein.
  • EXAMPLE 4
  • In this example, a single layer two-element (GeTe) solid phase chalcogenide thin film is deposited by chemical vapor deposition. The deposition was performed on a SiN substrate that was rotated at 75 rpm. The CVD reactor, Te-precursor and Ge-precursor used in this example are as described in EXAMPLE 1, EXAMPLE 2 and EXAMPLE 3 hereinabove.
  • The deposition in this example was accomplished through a reaction of the Te-precursor and the Ge-precursor, where both precursors were present simultaneously in the CVD reactor. The precursors were introduced into the CVD reactor through separate feed lines. Helium (He) was used as a carrier gas for both precursors. The Te-precursor was placed in a bubbler heated to 75° C. and delivered to the CVD reactor through separate feed lines, also heated to 75° C. He was bubbled through the Te-precursor bubbler at a flow rate of 100 sccm to produce a gas stream containing the Te-precursor in a vapor phase form diluted in He, which serves as a carrier gas. This gas stream was further diluted in another 50 sccm of He and then introduced into the CVD reactor to provide the Te-precursor in a vapor phase form to the film formation reaction. The Ge-precursor was placed in a separate bubbler. 100 sccm of He was bubbled through the Ge-precursor bubbler to provide a gas stream containing the Ge-precursor in a vapor phase form in He as a carrier gas. This gas stream was further diluted with 150 sccm of He and then injected into the CVD reactor to provide the Ge-precursor in a vapor phase form to the film formation reaction.
  • During the deposition, 500 sccm of N2 was delivered from the showerhead from above the substrate and 250 sccm of N2 was delivered from below the substrate through the backfill line. The substrate was heated to 400° C. during the CVD reaction. The reaction was permitted to run for ˜15 minutes and on conclusion of the reaction, a film with an estimated thickness of about 1000-2000 Å had been formed on the substrate.
  • A scanning electron microscopy analysis of the film was completed and a selected result is presented in FIG. 14. FIG. 14 is a 2000× image of the film and shows several larger crystallites 750 in the presence of a finer grain background material 700. Elemental analysis of the background material 700 and crystallites 750 were completed using EDS. The EDS results indicated that the ratio of Ge:Te in the background material 700 was approximately 1:1, thus indicating a stoichiometric GeTe composition. The EDS results indicated that the ratio of Ge:Te in the crystallites 750 was also approximately 1:1, thus indicating a stoichiometric GeTe composition.
  • The film was further analyzed using Auger emission depth profiling. The Auger analysis confirmed the presence of Ge and Te in the film and further showed that the Ge and Te atomic compositions were uniform in the depth direction. This result confirms the formation of a binary GeTe composition throughout the thin film.
  • The GeTe chalcogenide film was subsequently subjected to electrical test measurements. Two electrical probes were placed in contact with the film and the current-voltage (I—U(V)) and resistance-current (R—I) responses of the film were measured as described in EXAMPLE 2 hereinabove.
  • The results of the measurements are summarized in FIGS. 15 and 16 herein. FIG. 15 shows the R—I response and FIG. 16 shows the I—U(V) response of the GeTe film. The response of the as-deposited GeTe film is given by the set of points collectively labeled 810 in the R—I measurement shown in FIG. 15 and by the set of points collectively labeled 850 in the I—U(V) measurement shown in FIG. 16. The response curve 810 shown in FIG. 15 indicates that the as-deposited GeTe film has a low resistance and undergoes no significant transformation in structure over the range of currents investigated. This behavior is consistent with a crystalline state for the as-deposited material. The I—U(V) response curve 850 shown in FIG. 16 is also consistent with a crystalline state for the as-deposited material.
  • Upon completion of the R—I and I—V measurements of the as-deposited film, a high amplitude current pulse (˜40 mA applied for ˜1 μs) was applied between the probe tips to induce amorphization and to establish an initial state for subsequent measurements. A similar procedure was used to establish various initial states in the examples described hereinabove. After application of the pulse, the resistance between the electrical probes was measured at low current and was observed to be approximately 1 Mn (106 Ω). The result of this measurement is indicated by the point 30 in FIG. 15. Following the resistance measurement, the current-voltage characteristics of the GeTe material were tested. The results of this measurement are shown by the set of points collectively labeled 860 in FIG. 16. The current-voltage response following application of the high amplitude current pulse shows an electrical switching behavior. At low voltages, the response is linear with a small slope that is indicative of a high resistance material. Upon reaching a voltage of about 3.25 V (a voltage corresponding to the threshold voltage of the material), the GeTe material switches from a high resistance state to a low resistance state as evidenced by the switchback behavior of the current-voltage response curve. The switching transition demonstrated by the set of points 860 in FIG. 16 is analogous to the transition from a resistive regime to a conductive regime as described in EXAMPLE 2 hereinabove.
  • Upon completion of the current-voltage measurement, the resistance-current characteristics of the GeTe material were measured to examine the effect of the amorphizing pulse on these characteristics. The results of the measurement are shown by the points collectively labeled 820 in FIG. 15. At low current, the resistance of the structure is about 1 MΩ and corresponds to the point labeled 30, as described above. A series of current pulses of progressively higher current amplitude was subsequently applied. Application of a current pulse of close to ˜3 mA resulted in a marked decrease in the resistance of the GeTe film and demonstrates the accumulation, cognitive, and setting functionality of the film. The points collectively labeled 830 in FIG. 15 show the results of another resistance-current measurement in which the initial state of the GeTe film was adjusted through use of a current pulse to provide the state indicated at 40 in FIG. 15. A series of additional current pulses of increasingly higher amplitude were applied to the material in small incremental steps to map out the variation of resistance with current. The points 830 show a high resistance plateau for current amplitudes up to about 0.75 mA, followed by a transformation region and leveling of resistance above about 0.75 mA. These data also demonstrate the accumulative, cognitive and setting functionality of the GeTe film.
  • The instant invention extends generally to the chemical vapor deposition of chalcogenide thin films exhibiting electrical switching, accumulation, setting, resetting and/or memory functionality as described hereinabove. In one embodiment, the deposition occurs on a stationary substrate. In another embodiment, the deposition occurs on a moving substrate, such as a continuous web substrate, discrete substrates positioned on a moving conveyor or other transported substrates. The latter embodiment provides for the continuous deposition of a chalcogenide material according to the chemical vapor deposition process of the instant invention. The deposition chamber in the embodiment which includes a moving substrate includes a substrate inlet port into which the substrate is fed. The deposition chamber further includes means for delivering deposition precursors and the rate of delivery of deposition precursors and rate of transportation of the moving substrate are optimized to insure adequate residence time of the substrate in the growth environment of the chamber to insure deposition of a chalcogenide thin film. The deposition chamber further includes a substrate outlet port out of which the substrate, now containing the deposited thin film, is withdrawn. Deposition onto a moving substrate can occur through the formation of a multilayer structure as described in EXAMPLE 2 hereinabove or through the simultaneous introduction of multiple deposition precursors to form a single layer, multielement chalcogenide thin film as described in EXAMPLE 3 and EXAMPLE 4 hereinabove. The scope of this embodiment includes deposition onto a substrate that is continuously in motion during deposition as well as deposition onto substrates that are stationary during deposition, but which are transported sequentially into the deposition chamber for deposition in, for example, a “start-stop” or intermittent motion mode of operation in which substrate motion is interrupted during deposition and resumed upon completion of the deposition.
  • The foregoing discussion and description are not meant to be limitations upon the practice of the present invention, but rather illustrative thereof. It is to be appreciated by persons of skill in the art that numerous equivalents of the illustrative embodiments disclosed herein exist. It is the following claims, including all equivalents and obvious variations thereof, in combination with the foregoing disclosure which define the scope of the invention.

Claims (42)

1. A method for forming a chalcogenide material comprising the steps of:
Providing a substrate;
Placing said substrate in a deposition chamber;
Delivering one or more deposition precursors to said deposition chamber, said deposition precursors being delivered in vapor phase form, at least one of said deposition precursors comprising a chalcogen element; said deposition precursors reacting to form a solid phase thin film on said substrate, said thin film comprising said chalcogen element, said thin film having a threshold voltage;
Wherein said thin film switches from a resistive state to a conductive state upon applying said threshold voltage to said thin film.
2. The method of claim 1, wherein said one or more deposition precursors includes at least two deposition precursors.
3. The method of claim 1, wherein said one or more deposition precursors includes at least three deposition precursors.
4. The method of claim 1, wherein each of said one or more deposition precursors provides at least one element to said thin film during said reaction.
5. The method of claim 1, wherein said thin film comprises at least 2 elements.
6. The method of claim 1, wherein said thin film comprises at least 3 elements.
7. The method of claim 1, wherein said chalcogen element is Te.
8. The method of claim 1, wherein said thin film further comprises Ge.
9. The method of claim 1, wherein said thin film further comprises Sb.
10. The method of claim 1, wherein said thin film comprises Te and Ge.
11. The method of claim 1, wherein said thin film comprises Te, Sb, and Ge.
12. The method of claim 1, wherein said thin film comprises GeTe.
13. The method of claim 1, wherein said thin film comprises Ge2Sb2Te5.
14. The method of claim 1, wherein said thin film returns to said resistive state when said threshold voltage is removed.
15. The method of claim 1, wherein said substrate is in motion during said thin film formation step.
16. The method of claim 15, wherein said moving substrate is a continuous web substrate.
17. A method for forming a chalcogenide material comprising the steps of:
Providing a substrate;
Placing said substrate in a deposition chamber;
Delivering one or more deposition precursors to said deposition chamber, said deposition precursors being delivered in vapor phase form, at least one of said deposition precursors comprising a chalcogen element; said deposition precursors reacting to form a solid phase thin film on said substrate, said thin film comprising said chalcogen element, said thin film having a plurality of states, said thin film being transformable among said states upon application of electrical energy, said states including a plurality of states having distinguishable resistances;
Wherein said plurality of states includes states whose resistances differ by at least a factor of two.
18. The method of claim 17, wherein said plurality of states includes states whose resistances differ by at least a factor of four.
19. The method of claim 17, wherein said plurality of states includes states whose resistances differ by at least a factor of eight.
20. The method of claim 17, wherein said plurality of states includes at least three states.
21. The method of claim 17, wherein said plurality of states includes at least four states.
22. The method of claim 17, wherein said one or more deposition precursors includes at least two deposition precursors.
23. The method of claim 17, wherein said one or more deposition precursors includes at least three deposition precursors.
24. The method of claim 17, wherein each of said one or more deposition precursors provides at least one element to said thin film during said reaction.
25. The method of claim 17, wherein said thin film comprises at least 2 elements.
26. The method of claim 17, wherein said thin film comprises at least 3 elements.
27. The method of claim 17, wherein said chalcogen element is Te.
28. The method of claim 17, wherein said thin film further comprises Ge.
29. The method of claim 17, wherein said thin film further comprises Sb.
30. The method of claim 17, wherein said thin film comprises Te and Ge.
31. The method of claim 17, wherein said thin film comprises Te, Sb, and Ge.
32. The method of claim 17, wherein said thin film comprises GeTe.
33. The method of claim 17, wherein said thin film comprises Ge2Sb2Te5.
34. A method for forming an electrical switching material comprising the steps of:
Providing a substrate;
Depositing a first layer on said substrate;
Depositing a second layer on said first layer to form a penultimate multilayer structure;
Applying energy to said multilayer structure, said energy transforming said penultimate multilayer structure into an ultimate multilayer structure, said ultimate multilayer structure having a threshold voltage;
Wherein said ultimate multilayer structure switches from a resistive state to a conductive state upon applying said threshold voltage to said ultimate multilayer structure.
35. The method of claim 34, wherein application of a voltage to said penultimate multilayer structure does not induce switching from a resistive state to a conductive state.
36. The method of claim 34, wherein said energy is applied in the form of electrical energy.
37. The method of claim 34, wherein at least one of said deposition steps is a chemical vapor deposition step.
38. The method of claim 34, wherein said first layer or said second layer comprises a chalcogen element.
39. A method for forming a chalcogenide material comprising the steps of:
Providing a substrate;
Placing said substrate in a deposition chamber;
Delivering one or more deposition precursors to said deposition chamber, said deposition precursors being delivered in vapor phase form, at least one of said deposition precursors comprising a chalcogen element; said deposition precursors reacting to form a solid phase thin film on said substrate, said thin film comprising said chalcogen element, said thin film comprising one or more additional elements;
Wherein said one or more additional elements does not include Zn, Cd, Hg or Mg.
40. The method of claim 39, wherein said one or more additional elements includes at least two elements.
41. The method of claim 39, wherein said chalcogen element is Se or Te.
42. The method of claim 39, wherein said one or more additional elements include Ge.
US11/046,114 2005-01-28 2005-01-28 Chemical vapor deposition of chalcogenide materials Abandoned US20060172067A1 (en)

Priority Applications (14)

Application Number Priority Date Filing Date Title
US11/046,114 US20060172067A1 (en) 2005-01-28 2005-01-28 Chemical vapor deposition of chalcogenide materials
US11/244,929 US20060172068A1 (en) 2005-01-28 2005-08-01 Deposition of multilayer structures including layers of germanium and/or germanium alloys
CN2010101393781A CN102080216A (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
EP06717561A EP1841895A4 (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
KR1020077019661A KR101254157B1 (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
CN2006800098431A CN101180135B (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
CA002595761A CA2595761A1 (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
JP2007553113A JP2008528805A (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
KR1020127021257A KR101376679B1 (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
MX2007009045A MX2007009045A (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials.
PCT/US2006/000382 WO2006083481A2 (en) 2005-01-28 2006-01-05 Chemical vapor deposition of chalcogenide materials
TW095103242A TWI515324B (en) 2005-01-28 2006-01-27 Chemical vapor deposition of chalcogenide materials
US12/144,081 US20080286446A1 (en) 2005-01-28 2008-06-23 Seed-Assisted MOCVD Growth of Threshold Switching and Phase-Change Materials
US12/284,425 US7858152B2 (en) 2005-01-28 2008-09-22 Chemical vapor deposition of chalcogenide materials via alternating layers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/046,114 US20060172067A1 (en) 2005-01-28 2005-01-28 Chemical vapor deposition of chalcogenide materials

Related Child Applications (3)

Application Number Title Priority Date Filing Date
US11/244,929 Continuation-In-Part US20060172068A1 (en) 2005-01-28 2005-08-01 Deposition of multilayer structures including layers of germanium and/or germanium alloys
US12/144,081 Continuation-In-Part US20080286446A1 (en) 2005-01-28 2008-06-23 Seed-Assisted MOCVD Growth of Threshold Switching and Phase-Change Materials
US12/284,425 Continuation US7858152B2 (en) 2005-01-28 2008-09-22 Chemical vapor deposition of chalcogenide materials via alternating layers

Publications (1)

Publication Number Publication Date
US20060172067A1 true US20060172067A1 (en) 2006-08-03

Family

ID=36756891

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/046,114 Abandoned US20060172067A1 (en) 2005-01-28 2005-01-28 Chemical vapor deposition of chalcogenide materials
US12/284,425 Active 2025-05-29 US7858152B2 (en) 2005-01-28 2008-09-22 Chemical vapor deposition of chalcogenide materials via alternating layers

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/284,425 Active 2025-05-29 US7858152B2 (en) 2005-01-28 2008-09-22 Chemical vapor deposition of chalcogenide materials via alternating layers

Country Status (9)

Country Link
US (2) US20060172067A1 (en)
EP (1) EP1841895A4 (en)
JP (1) JP2008528805A (en)
KR (2) KR101376679B1 (en)
CN (2) CN102080216A (en)
CA (1) CA2595761A1 (en)
MX (1) MX2007009045A (en)
TW (1) TWI515324B (en)
WO (1) WO2006083481A2 (en)

Cited By (106)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070048977A1 (en) * 2005-08-24 2007-03-01 Jung-Wook Lee Method of depositing Ge-Sb-Te thin film
EP1806427A2 (en) * 2006-01-10 2007-07-11 Samsung Electronics Co., Ltd. Method of forming phase change material thin film, and method of manufacturing phase change memory device using the same
US20080108175A1 (en) * 2006-10-20 2008-05-08 Woong-Chul Shin Method of forming a phase change layer and method of manufacturing a storage node having the phase change layer
KR100829602B1 (en) 2006-10-20 2008-05-14 삼성전자주식회사 Method of forming phase changeable material layer and method of manufacturing a phase changeable memory device
US20080164579A1 (en) * 2007-01-09 2008-07-10 International Business Machines Corporation Process for chemical vapor deposition of materials with via filling capability and structure formed thereby
US20080166586A1 (en) * 2007-01-09 2008-07-10 International Business Machines Corporation Metal catalyzed selective deposition of materials including germanium and antimony
WO2008100633A1 (en) * 2007-02-15 2008-08-21 The Board Of Trustees Of The Leland Stanford Junior University Precursor selection method for chemical vapor deposition techniques
US20090074965A1 (en) * 2006-03-10 2009-03-19 Advanced Technology Materials, Inc. Precursor compositions for atomic layer deposition and chemical vapor deposition of titanate, lanthanate, and tantalate dielectric films
US20090074652A1 (en) * 2007-09-17 2009-03-19 L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude Tellurium precursors for gst deposition
US20090087561A1 (en) * 2007-09-28 2009-04-02 Advanced Technology Materials, Inc. Metal and metalloid silylamides, ketimates, tetraalkylguanidinates and dianionic guanidinates useful for cvd/ald of thin films
US20090097305A1 (en) * 2007-10-11 2009-04-16 Samsung Electronics Co., Ltd. Method of forming phase change material layer using ge(ii) source, and method of fabricating phase change memory device
US20090112009A1 (en) * 2007-10-31 2009-04-30 Advanced Technology Materials, Inc. Amorphous ge/te deposition process
US20090124039A1 (en) * 2006-05-12 2009-05-14 Advanced Technology Materials, Inc. Low temperature deposition of phase change memory materials
US20090162973A1 (en) * 2007-12-21 2009-06-25 Julien Gatineau Germanium precursors for gst film deposition
US20090263934A1 (en) * 2008-04-22 2009-10-22 Samsung Electronics Co., Ltd. Methods of forming chalcogenide films and methods of manufacturing memory devices using the same
US20090299084A1 (en) * 2008-05-29 2009-12-03 Okubo Shingo Tellurium precursors for film deposition
US20090305458A1 (en) * 2006-11-02 2009-12-10 Advanced Technology Materials, Inc. Antimony and germanium complexes useful for cvd/ald of metal thin films
US20090324821A1 (en) * 2008-06-27 2009-12-31 Viljami Pore Methods for forming thin films comprising tellurium
US20090321733A1 (en) * 2008-06-25 2009-12-31 Julien Gatineau Metal heterocyclic compounds for deposition of thin films
US20100034695A1 (en) * 2008-08-08 2010-02-11 Okubo Shingo Metal piperidinate and metal pyridinate precursors for thin film deposition
US7688619B2 (en) 2005-11-28 2010-03-30 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US20100129995A1 (en) * 2008-11-25 2010-05-27 Samsung Electronics Co., Ltd. Method of forming variable resistance memory device
US20100164057A1 (en) * 2007-06-28 2010-07-01 Advanced Technology Materials, Inc. Precursors for silicon dioxide gap fill
US20100200828A1 (en) * 2007-08-31 2010-08-12 Junji Tominaga Solid memory
US20100207090A1 (en) * 2007-08-31 2010-08-19 Junji Tominaga Solid memory
US7785920B2 (en) 2006-07-12 2010-08-31 Macronix International Co., Ltd. Method for making a pillar-type phase change memory element
US7786460B2 (en) 2005-11-15 2010-08-31 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7786461B2 (en) 2007-04-03 2010-08-31 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US20100264396A1 (en) * 2009-04-20 2010-10-21 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
WO2010120437A2 (en) * 2009-04-15 2010-10-21 Micron Technology, Inc. Methods of forming phase change materials and methods of forming phase change memory circuitry
US20100279011A1 (en) * 2007-10-31 2010-11-04 Advanced Technology Materials, Inc. Novel bismuth precursors for cvd/ald of thin films
US20100291299A1 (en) * 2007-08-08 2010-11-18 Advanced Technology Materials, Inc. Strontium and barium precursors for use in chemical vapor deposition, atomic layer deposition and rapid vapor deposition
US20100295009A1 (en) * 2009-05-22 2010-11-25 Macronix International Co., Ltd. Phase Change Memory Cells Having Vertical Channel Access Transistor and Memory Plane
US20100301304A1 (en) * 2009-05-26 2010-12-02 Macronix International Co., Ltd. Buried silicide structure and method for making
US7869270B2 (en) 2008-12-29 2011-01-11 Macronix International Co., Ltd. Set algorithm for phase change memory cell
US7894254B2 (en) 2009-07-15 2011-02-22 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US7903457B2 (en) 2008-08-19 2011-03-08 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US7903447B2 (en) 2006-12-13 2011-03-08 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on programmable resistive memory cell
CN101985106A (en) * 2009-07-29 2011-03-16 中国科学院福建物质结构研究所 Preparation method and application of novel caesium-removing silver-tin selenide microporous material
US7910906B2 (en) 2006-10-04 2011-03-22 Macronix International Co., Ltd. Memory cell device with circumferentially-extending memory element
US7919766B2 (en) 2007-10-22 2011-04-05 Macronix International Co., Ltd. Method for making self aligning pillar memory cell device
US7933139B2 (en) 2009-05-15 2011-04-26 Macronix International Co., Ltd. One-transistor, one-resistor, one-capacitor phase change memory
US20110111556A1 (en) * 2008-05-02 2011-05-12 Advanced Technology Materials, Inc. Antimony compounds useful for deposition of antimony-containing materials
US20110124182A1 (en) * 2009-11-20 2011-05-26 Advanced Techology Materials, Inc. System for the delivery of germanium-based precursor
US7968876B2 (en) 2009-05-22 2011-06-28 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US7978509B2 (en) 2007-08-02 2011-07-12 Macronix International Co., Ltd. Phase change memory with dual word lines and source lines and method of operating same
US20110180905A1 (en) * 2008-06-10 2011-07-28 Advanced Technology Materials, Inc. GeSbTe MATERIAL INCLUDING SUPERFLOW LAYER(S), AND USE OF Ge TO PREVENT INTERACTION OF Te FROM SbXTeY AND GeXTeY RESULTING IN HIGH Te CONTENT AND FILM CRYSTALLINITY
US7993962B2 (en) 2005-11-15 2011-08-09 Macronix International Co., Ltd. I-shaped phase change memory cell
US8030635B2 (en) 2009-01-13 2011-10-04 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8036014B2 (en) 2008-11-06 2011-10-11 Macronix International Co., Ltd. Phase change memory program method without over-reset
US8064247B2 (en) 2009-01-14 2011-11-22 Macronix International Co., Ltd. Rewritable memory device based on segregation/re-absorption
US8064248B2 (en) 2009-09-17 2011-11-22 Macronix International Co., Ltd. 2T2R-1T1R mix mode phase change memory array
US8077505B2 (en) 2008-05-07 2011-12-13 Macronix International Co., Ltd. Bipolar switching of phase change device
US8089137B2 (en) 2009-01-07 2012-01-03 Macronix International Co., Ltd. Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method
US8097871B2 (en) 2009-04-30 2012-01-17 Macronix International Co., Ltd. Low operational current phase change memory structures
US8107283B2 (en) 2009-01-12 2012-01-31 Macronix International Co., Ltd. Method for setting PCRAM devices
US8110822B2 (en) 2009-07-15 2012-02-07 Macronix International Co., Ltd. Thermal protect PCRAM structure and methods for making
US8110430B2 (en) 2005-11-21 2012-02-07 Macronix International Co., Ltd. Vacuum jacket for phase change memory element
US8134857B2 (en) 2008-06-27 2012-03-13 Macronix International Co., Ltd. Methods for high speed reading operation of phase change memory and device employing same
US20120107505A1 (en) * 2009-06-11 2012-05-03 Tokyo Electron Limited METHOD FOR FORMING Ge-Sb-Te FILM AND STORAGE MEDIUM
US8173987B2 (en) 2009-04-27 2012-05-08 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US8178387B2 (en) 2009-10-23 2012-05-15 Macronix International Co., Ltd. Methods for reducing recrystallization time for a phase change material
US8178405B2 (en) 2006-12-28 2012-05-15 Macronix International Co., Ltd. Resistor random access memory cell device
US8198619B2 (en) 2009-07-15 2012-06-12 Macronix International Co., Ltd. Phase change memory cell structure
US8238149B2 (en) 2009-06-25 2012-08-07 Macronix International Co., Ltd. Methods and apparatus for reducing defect bits in phase change memory
US8310864B2 (en) 2010-06-15 2012-11-13 Macronix International Co., Ltd. Self-aligned bit line under word line memory array
US8330136B2 (en) 2008-12-05 2012-12-11 Advanced Technology Materials, Inc. High concentration nitrogen-containing germanium telluride based memory devices and processes of making
US8363463B2 (en) 2009-06-25 2013-01-29 Macronix International Co., Ltd. Phase change memory having one or more non-constant doping profiles
US8395935B2 (en) 2010-10-06 2013-03-12 Macronix International Co., Ltd. Cross-point self-aligned reduced cell size phase change memory
US8406033B2 (en) 2009-06-22 2013-03-26 Macronix International Co., Ltd. Memory device and method for sensing and fixing margin cells
US8415651B2 (en) 2008-06-12 2013-04-09 Macronix International Co., Ltd. Phase change memory cell having top and bottom sidewall contacts
US8467238B2 (en) 2010-11-15 2013-06-18 Macronix International Co., Ltd. Dynamic pulse operation for phase change memory
US8481359B2 (en) * 2008-08-14 2013-07-09 Micron Technology, Inc. Methods of forming a phase change material
US20130183446A1 (en) * 2010-09-29 2013-07-18 Tokyo Electron Limited METHOD FOR FORMING Ge-Sb-Te FILM AND STORAGE MEDIUM
US8497705B2 (en) 2010-11-09 2013-07-30 Macronix International Co., Ltd. Phase change device for interconnection of programmable logic device
US8497182B2 (en) 2011-04-19 2013-07-30 Macronix International Co., Ltd. Sidewall thin film electrode with self-aligned top electrode and programmable resistance memory
US8558032B2 (en) 2009-04-15 2013-10-15 Micron Technology, Inc. Methods of forming a tellurium alkoxide and methods of forming a mixed halide-alkoxide of tellurium
US8605495B2 (en) 2011-05-09 2013-12-10 Macronix International Co., Ltd. Isolation device free memory
US8617972B2 (en) 2009-05-22 2013-12-31 Advanced Technology Materials, Inc. Low temperature GST process
US8691668B2 (en) 2009-09-02 2014-04-08 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Dihalide germanium(II) precursors for germanium-containing film depositions
US8703588B2 (en) 2008-09-04 2014-04-22 Micron Technology, Inc. Methods of forming a phase change material
US8729521B2 (en) 2010-05-12 2014-05-20 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US8802194B2 (en) 2008-05-29 2014-08-12 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Tellurium precursors for film deposition
US8809829B2 (en) 2009-06-15 2014-08-19 Macronix International Co., Ltd. Phase change memory having stabilized microstructure and manufacturing method
US8834968B2 (en) 2007-10-11 2014-09-16 Samsung Electronics Co., Ltd. Method of forming phase change material layer using Ge(II) source, and method of fabricating phase change memory device
US8916414B2 (en) 2013-03-13 2014-12-23 Macronix International Co., Ltd. Method for making memory cell by melting phase change material in confined space
US8933536B2 (en) 2009-01-22 2015-01-13 Macronix International Co., Ltd. Polysilicon pillar bipolar transistor with self-aligned memory element
US9012876B2 (en) 2010-03-26 2015-04-21 Entegris, Inc. Germanium antimony telluride materials and devices incorporating same
WO2014137943A3 (en) * 2013-03-03 2015-05-07 Adesto Technologies Corporation Programmable impedance memory elements and corresponding methods
US9190609B2 (en) 2010-05-21 2015-11-17 Entegris, Inc. Germanium antimony telluride materials and devices incorporating same
US9240319B2 (en) 2010-02-03 2016-01-19 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Chalcogenide-containing precursors, methods of making, and methods of using the same for thin film deposition
US9252359B2 (en) 2013-03-03 2016-02-02 Adesto Technologies Corporation Resistive switching devices having a switching layer and an intermediate electrode layer and methods of formation thereof
US9336879B2 (en) 2014-01-24 2016-05-10 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US9373677B2 (en) 2010-07-07 2016-06-21 Entegris, Inc. Doping of ZrO2 for DRAM applications
US9406881B1 (en) 2015-04-24 2016-08-02 Micron Technology, Inc. Memory cells having a heater electrode formed between a first storage material and a second storage material and methods of forming the same
US9443736B2 (en) 2012-05-25 2016-09-13 Entegris, Inc. Silylene compositions and methods of use thereof
US9472274B1 (en) 2015-07-01 2016-10-18 Macronix International Co., Ltd. Refresh of nonvolatile memory cells and reference cells with resistance drift
US9537095B2 (en) 2008-02-24 2017-01-03 Entegris, Inc. Tellurium compounds useful for deposition of tellurium containing materials
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
US9640757B2 (en) 2012-10-30 2017-05-02 Entegris, Inc. Double self-aligned phase change memory device structure
US9672906B2 (en) 2015-06-19 2017-06-06 Macronix International Co., Ltd. Phase change memory with inter-granular switching
US9711719B2 (en) 2013-03-15 2017-07-18 Adesto Technologies Corporation Nonvolatile memory elements having conductive structures with semimetals and/or semiconductors
US10186570B2 (en) 2013-02-08 2019-01-22 Entegris, Inc. ALD processes for low leakage current and low equivalent oxide thickness BiTaO films
CN109652785A (en) * 2017-10-10 2019-04-19 Asm Ip控股有限公司 Pass through the method for cyclic deposition deposited metal chalkogenide on substrate
US20210288254A1 (en) * 2018-03-30 2021-09-16 Taiwan Semiconductor Manufacturing Co., Ltd. Systems and methods for phase change material based thermal assessment
US11716861B2 (en) 2020-12-15 2023-08-01 Micron Technology, Inc. Electrically formed memory array using single element materials

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010287615A (en) * 2009-06-09 2010-12-24 Tokyo Electron Ltd Method for film-forming ge-sb-te film, and storage medium
CN101958396B (en) * 2009-07-16 2012-10-31 中芯国际集成电路制造(上海)有限公司 Device for forming phase change material and system for manufacturing phase change memory
US9054295B2 (en) * 2011-08-23 2015-06-09 Micron Technology, Inc. Phase change memory cells including nitrogenated carbon materials, methods of forming the same, and phase change memory devices including nitrogenated carbon materials
KR101381169B1 (en) * 2012-09-19 2014-04-04 경희대학교 산학협력단 transition metal dichalcogenides device formed by re-crystallization and transistor device using the same
KR101500944B1 (en) * 2013-03-22 2015-03-10 경희대학교 산학협력단 Method for growing 2d layer of chacogenide compound, method for preparing cmos type structure, layer of chacogenide compound, electronic device including layer of chacogenide compound and cmos type structure
KR101529955B1 (en) * 2014-05-20 2015-06-18 아이오솔루션(주) Optical module made by chalcogenide material
US10079144B2 (en) 2015-04-22 2018-09-18 Samsung Electronics Co., Ltd. Composition for layered transition metal chalcogenide compound layer and method of forming layered transition metal chalcogenide compound layer
KR102530067B1 (en) 2016-07-28 2023-05-08 삼성전자주식회사 Variable resistance memory devices and methods of manufacturing the same
KR102296133B1 (en) * 2018-07-05 2021-09-01 연세대학교 산학협력단 A method for manufacturing chalcogenide, and electronic device contaning the same
KR102336187B1 (en) 2018-09-21 2021-12-09 동국대학교 산학협력단 Atomization type thin film deposition method of layered structure material and apparatus thereof
KR102332969B1 (en) * 2018-10-12 2021-12-01 영남대학교 산학협력단 Device for manufacturing solar cell
TWI756117B (en) * 2021-04-23 2022-02-21 財團法人國家實驗研究院 Wafer-level 2D material deposition device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5312983A (en) * 1991-02-15 1994-05-17 Advanced Technology Materials, Inc. Organometallic tellurium compounds useful in chemical vapor deposition processes
US5492725A (en) * 1994-11-23 1996-02-20 Gordon; Roy G. Process for chemical vapor deposition using precursor compounds containing hydropyridine ligands
US6159573A (en) * 1998-06-18 2000-12-12 U.S. Philips Corporation Rewritable optical information medium
US6767439B2 (en) * 1999-07-19 2004-07-27 Young Park High throughput thin film deposition and substrate handling method and apparatus for optical disk processing
US6984591B1 (en) * 2000-04-20 2006-01-10 International Business Machines Corporation Precursor source mixtures
US7005665B2 (en) * 2004-03-18 2006-02-28 International Business Machines Corporation Phase change memory cell on silicon-on insulator substrate

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3657006A (en) * 1969-11-06 1972-04-18 Peter D Fisher Method and apparatus for depositing doped and undoped glassy chalcogenide films at substantially atmospheric pressure
JPS63251290A (en) * 1987-04-08 1988-10-18 Hitachi Ltd Optical recording medium, method for regeneration and application thereof
US5177567A (en) * 1991-07-19 1993-01-05 Energy Conversion Devices, Inc. Thin-film structure for chalcogenide electrical switching devices and process therefor
US5714768A (en) * 1995-10-24 1998-02-03 Energy Conversion Devices, Inc. Second-layer phase change memory array on top of a logic device
US5837320A (en) * 1996-02-27 1998-11-17 The University Of New Mexico Chemical vapor deposition of metal sulfide films from metal thiocarboxylate complexes with monodenate or multidentate ligands
US6011757A (en) * 1998-01-27 2000-01-04 Ovshinsky; Stanford R. Optical recording media having increased erasability
US6519573B1 (en) * 2000-06-12 2003-02-11 Gold Box, Inc. System and method for charitable giving
JP2002117574A (en) 2000-10-03 2002-04-19 Ricoh Co Ltd Optical recording medium and its manufacturing method
US6727192B2 (en) * 2001-03-01 2004-04-27 Micron Technology, Inc. Methods of metal doping a chalcogenide material
US6709958B2 (en) * 2001-08-30 2004-03-23 Micron Technology, Inc. Integrated circuit device and fabrication using metal-doped chalcogenide materials
JP2004097954A (en) * 2002-09-10 2004-04-02 Konica Minolta Holdings Inc Photocatalyst and method for manufacturing photocatalyst
US6969867B2 (en) * 2003-03-10 2005-11-29 Energy Conversion Devices, Inc. Field effect chalcogenide devices
US6967344B2 (en) * 2003-03-10 2005-11-22 Energy Conversion Devices, Inc. Multi-terminal chalcogenide switching devices
US7161167B2 (en) * 2003-08-04 2007-01-09 Intel Corporation Lateral phase change memory

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5312983A (en) * 1991-02-15 1994-05-17 Advanced Technology Materials, Inc. Organometallic tellurium compounds useful in chemical vapor deposition processes
US5492725A (en) * 1994-11-23 1996-02-20 Gordon; Roy G. Process for chemical vapor deposition using precursor compounds containing hydropyridine ligands
US6159573A (en) * 1998-06-18 2000-12-12 U.S. Philips Corporation Rewritable optical information medium
US6767439B2 (en) * 1999-07-19 2004-07-27 Young Park High throughput thin film deposition and substrate handling method and apparatus for optical disk processing
US6984591B1 (en) * 2000-04-20 2006-01-10 International Business Machines Corporation Precursor source mixtures
US7005665B2 (en) * 2004-03-18 2006-02-28 International Business Machines Corporation Phase change memory cell on silicon-on insulator substrate

Cited By (170)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070048977A1 (en) * 2005-08-24 2007-03-01 Jung-Wook Lee Method of depositing Ge-Sb-Te thin film
US8029859B2 (en) * 2005-08-24 2011-10-04 Integrated Process Systems Ltd. Method of depositing Ge-Sb-Te thin film
US7786460B2 (en) 2005-11-15 2010-08-31 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7993962B2 (en) 2005-11-15 2011-08-09 Macronix International Co., Ltd. I-shaped phase change memory cell
US8008114B2 (en) 2005-11-15 2011-08-30 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US8110430B2 (en) 2005-11-21 2012-02-07 Macronix International Co., Ltd. Vacuum jacket for phase change memory element
US7688619B2 (en) 2005-11-28 2010-03-30 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7929340B2 (en) 2005-11-28 2011-04-19 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
EP1806427A2 (en) * 2006-01-10 2007-07-11 Samsung Electronics Co., Ltd. Method of forming phase change material thin film, and method of manufacturing phase change memory device using the same
US20070160760A1 (en) * 2006-01-10 2007-07-12 Samsung Electronics Co., Ltd. Methods of forming phase change material thin films and methods of manufacturing phase change memory devices using the same
EP1806427A3 (en) * 2006-01-10 2009-12-02 Samsung Electronics Co., Ltd. Method of forming phase change material thin film, and method of manufacturing phase change memory device using the same
US20100062150A1 (en) * 2006-03-10 2010-03-11 Advanced Technology Materials, Inc. Precursor compositions for atomic layer deposition and chemical vapor deposition of titanate, lanthanate, and tantalate dielectric films
US8784936B2 (en) 2006-03-10 2014-07-22 Advanced Technology Materials, Inc. Precursor compositions for atomic layer deposition and chemical vapor deposition of titanate, lanthanate, and tantalate dielectric films
US8206784B2 (en) 2006-03-10 2012-06-26 Advanced Technology Materials, Inc. Precursor compositions for atomic layer deposition and chemical vapor deposition of titanate, lanthanate, and tantalate dielectric films
US9534285B2 (en) 2006-03-10 2017-01-03 Entegris, Inc. Precursor compositions for atomic layer deposition and chemical vapor deposition of titanate, lanthanate, and tantalate dielectric films
US7638074B2 (en) 2006-03-10 2009-12-29 Advanced Technology Materials, Inc. Precursor compositions for atomic layer deposition and chemical vapor deposition of titanate, lanthanate, and tantalate dielectric films
US20090074965A1 (en) * 2006-03-10 2009-03-19 Advanced Technology Materials, Inc. Precursor compositions for atomic layer deposition and chemical vapor deposition of titanate, lanthanate, and tantalate dielectric films
US20090124039A1 (en) * 2006-05-12 2009-05-14 Advanced Technology Materials, Inc. Low temperature deposition of phase change memory materials
US8679894B2 (en) 2006-05-12 2014-03-25 Advanced Technology Materials, Inc. Low temperature deposition of phase change memory materials
US8288198B2 (en) 2006-05-12 2012-10-16 Advanced Technology Materials, Inc. Low temperature deposition of phase change memory materials
US7785920B2 (en) 2006-07-12 2010-08-31 Macronix International Co., Ltd. Method for making a pillar-type phase change memory element
US7910906B2 (en) 2006-10-04 2011-03-22 Macronix International Co., Ltd. Memory cell device with circumferentially-extending memory element
US20080108175A1 (en) * 2006-10-20 2008-05-08 Woong-Chul Shin Method of forming a phase change layer and method of manufacturing a storage node having the phase change layer
KR100829602B1 (en) 2006-10-20 2008-05-14 삼성전자주식회사 Method of forming phase changeable material layer and method of manufacturing a phase changeable memory device
US7902048B2 (en) * 2006-10-20 2011-03-08 Samsung Electronics Co., Ltd. Method of forming a phase change layer and method of manufacturing a storage node having the phase change layer
US8709863B2 (en) 2006-11-02 2014-04-29 Advanced Technology Materials, Inc. Antimony and germanium complexes useful for CVD/ALD of metal thin films
US8008117B2 (en) 2006-11-02 2011-08-30 Advanced Technology Materials, Inc. Antimony and germanium complexes useful for CVD/ALD of metal thin films
US7838329B2 (en) 2006-11-02 2010-11-23 Advanced Technology Materials, Inc. Antimony and germanium complexes useful for CVD/ALD of metal thin films
US8268665B2 (en) 2006-11-02 2012-09-18 Advanced Technology Materials, Inc. Antimony and germanium complexes useful for CVD/ALD of metal thin films
US9219232B2 (en) 2006-11-02 2015-12-22 Entegris, Inc. Antimony and germanium complexes useful for CVD/ALD of metal thin films
US20100317150A1 (en) * 2006-11-02 2010-12-16 Advanced Technology Materials, Inc. Antimony and germanium complexes useful for cvd/ald of metal thin films
US20090305458A1 (en) * 2006-11-02 2009-12-10 Advanced Technology Materials, Inc. Antimony and germanium complexes useful for cvd/ald of metal thin films
US7903447B2 (en) 2006-12-13 2011-03-08 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on programmable resistive memory cell
US8178405B2 (en) 2006-12-28 2012-05-15 Macronix International Co., Ltd. Resistor random access memory cell device
US20080164579A1 (en) * 2007-01-09 2008-07-10 International Business Machines Corporation Process for chemical vapor deposition of materials with via filling capability and structure formed thereby
US7820474B2 (en) * 2007-01-09 2010-10-26 International Business Machines Corporation Metal catalyzed selective deposition of materials including germanium and antimony
US20080166586A1 (en) * 2007-01-09 2008-07-10 International Business Machines Corporation Metal catalyzed selective deposition of materials including germanium and antimony
US7749802B2 (en) * 2007-01-09 2010-07-06 International Business Machines Corporation Process for chemical vapor deposition of materials with via filling capability and structure formed thereby
WO2008100633A1 (en) * 2007-02-15 2008-08-21 The Board Of Trustees Of The Leland Stanford Junior University Precursor selection method for chemical vapor deposition techniques
US20080243460A1 (en) * 2007-02-15 2008-10-02 Holme Timothy P Precursor selection method for chemical vapor deposition techniques
US8163338B2 (en) 2007-02-15 2012-04-24 The Board Of Trustees Of The Leland Stanford Junior University Precursor selection method for chemical vapor deposition techniques
US7875493B2 (en) 2007-04-03 2011-01-25 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US7786461B2 (en) 2007-04-03 2010-08-31 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US20100164057A1 (en) * 2007-06-28 2010-07-01 Advanced Technology Materials, Inc. Precursors for silicon dioxide gap fill
US9337054B2 (en) 2007-06-28 2016-05-10 Entegris, Inc. Precursors for silicon dioxide gap fill
US10043658B2 (en) 2007-06-28 2018-08-07 Entegris, Inc. Precursors for silicon dioxide gap fill
US7978509B2 (en) 2007-08-02 2011-07-12 Macronix International Co., Ltd. Phase change memory with dual word lines and source lines and method of operating same
US8455049B2 (en) 2007-08-08 2013-06-04 Advanced Technology Materials, Inc. Strontium precursor for use in chemical vapor deposition, atomic layer deposition and rapid vapor deposition
US20100291299A1 (en) * 2007-08-08 2010-11-18 Advanced Technology Materials, Inc. Strontium and barium precursors for use in chemical vapor deposition, atomic layer deposition and rapid vapor deposition
US9224460B2 (en) 2007-08-31 2015-12-29 National Institute Of Advanced Industrial Science And Technology Solid memory
US9153315B2 (en) 2007-08-31 2015-10-06 National Institute Of Advanced Industrial Science And Technology Solid memory
US20100207090A1 (en) * 2007-08-31 2010-08-19 Junji Tominaga Solid memory
US20100200828A1 (en) * 2007-08-31 2010-08-12 Junji Tominaga Solid memory
US8454928B2 (en) 2007-09-17 2013-06-04 L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude Tellurium precursors for GST deposition
US20090074652A1 (en) * 2007-09-17 2009-03-19 L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude Tellurium precursors for gst deposition
US20090087561A1 (en) * 2007-09-28 2009-04-02 Advanced Technology Materials, Inc. Metal and metalloid silylamides, ketimates, tetraalkylguanidinates and dianionic guanidinates useful for cvd/ald of thin films
US8834968B2 (en) 2007-10-11 2014-09-16 Samsung Electronics Co., Ltd. Method of forming phase change material layer using Ge(II) source, and method of fabricating phase change memory device
US8852686B2 (en) 2007-10-11 2014-10-07 Samsung Electronics Co., Ltd. Method of forming phase change material layer using Ge(II) source, and method of fabricating phase change memory device
US20090097305A1 (en) * 2007-10-11 2009-04-16 Samsung Electronics Co., Ltd. Method of forming phase change material layer using ge(ii) source, and method of fabricating phase change memory device
US8142846B2 (en) * 2007-10-11 2012-03-27 Samsung Electronics Co., Ltd. Method of forming phase change material layer using Ge(II) source, and method of fabrication phase change memory device
US7919766B2 (en) 2007-10-22 2011-04-05 Macronix International Co., Ltd. Method for making self aligning pillar memory cell device
US8222071B2 (en) 2007-10-22 2012-07-17 Macronix International Co., Ltd. Method for making self aligning pillar memory cell device
US20100279011A1 (en) * 2007-10-31 2010-11-04 Advanced Technology Materials, Inc. Novel bismuth precursors for cvd/ald of thin films
US20090112009A1 (en) * 2007-10-31 2009-04-30 Advanced Technology Materials, Inc. Amorphous ge/te deposition process
US8093140B2 (en) 2007-10-31 2012-01-10 Advanced Technology Materials, Inc. Amorphous Ge/Te deposition process
US20090162973A1 (en) * 2007-12-21 2009-06-25 Julien Gatineau Germanium precursors for gst film deposition
US9537095B2 (en) 2008-02-24 2017-01-03 Entegris, Inc. Tellurium compounds useful for deposition of tellurium containing materials
US20090263934A1 (en) * 2008-04-22 2009-10-22 Samsung Electronics Co., Ltd. Methods of forming chalcogenide films and methods of manufacturing memory devices using the same
US8674127B2 (en) 2008-05-02 2014-03-18 Advanced Technology Materials, Inc. Antimony compounds useful for deposition of antimony-containing materials
US20110111556A1 (en) * 2008-05-02 2011-05-12 Advanced Technology Materials, Inc. Antimony compounds useful for deposition of antimony-containing materials
US9034688B2 (en) 2008-05-02 2015-05-19 Entegris, Inc. Antimony compounds useful for deposition of antimony-containing materials
US8077505B2 (en) 2008-05-07 2011-12-13 Macronix International Co., Ltd. Bipolar switching of phase change device
US20090299084A1 (en) * 2008-05-29 2009-12-03 Okubo Shingo Tellurium precursors for film deposition
US8101237B2 (en) 2008-05-29 2012-01-24 L'Air Liquide SociétéAnonyme pour I'Etude et I'Exploitation des Procédés Georges Claude Tellurium precursors for film deposition
US8802194B2 (en) 2008-05-29 2014-08-12 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Tellurium precursors for film deposition
US20110180905A1 (en) * 2008-06-10 2011-07-28 Advanced Technology Materials, Inc. GeSbTe MATERIAL INCLUDING SUPERFLOW LAYER(S), AND USE OF Ge TO PREVENT INTERACTION OF Te FROM SbXTeY AND GeXTeY RESULTING IN HIGH Te CONTENT AND FILM CRYSTALLINITY
US8415651B2 (en) 2008-06-12 2013-04-09 Macronix International Co., Ltd. Phase change memory cell having top and bottom sidewall contacts
US20090321733A1 (en) * 2008-06-25 2009-12-31 Julien Gatineau Metal heterocyclic compounds for deposition of thin films
US8636845B2 (en) * 2008-06-25 2014-01-28 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Metal heterocyclic compounds for deposition of thin films
US9109281B2 (en) 2008-06-25 2015-08-18 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Metal heterocyclic compounds for deposition of thin films
US8134857B2 (en) 2008-06-27 2012-03-13 Macronix International Co., Ltd. Methods for high speed reading operation of phase change memory and device employing same
US8372483B2 (en) * 2008-06-27 2013-02-12 Asm International N.V. Methods for forming thin films comprising tellurium
US20090324821A1 (en) * 2008-06-27 2009-12-31 Viljami Pore Methods for forming thin films comprising tellurium
US20100034695A1 (en) * 2008-08-08 2010-02-11 Okubo Shingo Metal piperidinate and metal pyridinate precursors for thin film deposition
US8236381B2 (en) 2008-08-08 2012-08-07 L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude Metal piperidinate and metal pyridinate precursors for thin film deposition
US8481359B2 (en) * 2008-08-14 2013-07-09 Micron Technology, Inc. Methods of forming a phase change material
US7903457B2 (en) 2008-08-19 2011-03-08 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US8315088B2 (en) 2008-08-19 2012-11-20 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US8703588B2 (en) 2008-09-04 2014-04-22 Micron Technology, Inc. Methods of forming a phase change material
US8036014B2 (en) 2008-11-06 2011-10-11 Macronix International Co., Ltd. Phase change memory program method without over-reset
US20100129995A1 (en) * 2008-11-25 2010-05-27 Samsung Electronics Co., Ltd. Method of forming variable resistance memory device
US8785237B2 (en) 2008-11-25 2014-07-22 Samsung Electronics Co., Ltd. Method of forming variable resistance memory device
US8330136B2 (en) 2008-12-05 2012-12-11 Advanced Technology Materials, Inc. High concentration nitrogen-containing germanium telluride based memory devices and processes of making
US7869270B2 (en) 2008-12-29 2011-01-11 Macronix International Co., Ltd. Set algorithm for phase change memory cell
US8094488B2 (en) 2008-12-29 2012-01-10 Macronix International Co., Ltd. Set algorithm for phase change memory cell
US8089137B2 (en) 2009-01-07 2012-01-03 Macronix International Co., Ltd. Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method
US8107283B2 (en) 2009-01-12 2012-01-31 Macronix International Co., Ltd. Method for setting PCRAM devices
US8030635B2 (en) 2009-01-13 2011-10-04 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8237144B2 (en) 2009-01-13 2012-08-07 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8064247B2 (en) 2009-01-14 2011-11-22 Macronix International Co., Ltd. Rewritable memory device based on segregation/re-absorption
US8933536B2 (en) 2009-01-22 2015-01-13 Macronix International Co., Ltd. Polysilicon pillar bipolar transistor with self-aligned memory element
US9269900B2 (en) 2009-04-15 2016-02-23 Micron Technology, Inc. Methods of depositing phase change materials and methods of forming memory
WO2010120437A3 (en) * 2009-04-15 2011-03-24 Micron Technology, Inc. Methods of forming phase change materials and methods of forming phase change memory circuitry
US8697486B2 (en) 2009-04-15 2014-04-15 Micro Technology, Inc. Methods of forming phase change materials and methods of forming phase change memory circuitry
US8765519B2 (en) 2009-04-15 2014-07-01 Micron Technology, Inc. Methods of forming phase change materials and methods of forming phase change memory circuitry
WO2010120437A2 (en) * 2009-04-15 2010-10-21 Micron Technology, Inc. Methods of forming phase change materials and methods of forming phase change memory circuitry
US8558032B2 (en) 2009-04-15 2013-10-15 Micron Technology, Inc. Methods of forming a tellurium alkoxide and methods of forming a mixed halide-alkoxide of tellurium
US8084760B2 (en) 2009-04-20 2011-12-27 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
US20100264396A1 (en) * 2009-04-20 2010-10-21 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
US8173987B2 (en) 2009-04-27 2012-05-08 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US8916845B2 (en) 2009-04-30 2014-12-23 Macronix International Co., Ltd. Low operational current phase change memory structures
US8097871B2 (en) 2009-04-30 2012-01-17 Macronix International Co., Ltd. Low operational current phase change memory structures
US7933139B2 (en) 2009-05-15 2011-04-26 Macronix International Co., Ltd. One-transistor, one-resistor, one-capacitor phase change memory
US7968876B2 (en) 2009-05-22 2011-06-28 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US9070875B2 (en) 2009-05-22 2015-06-30 Entegris, Inc. Low temperature GST process
US8624236B2 (en) 2009-05-22 2014-01-07 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US8350316B2 (en) 2009-05-22 2013-01-08 Macronix International Co., Ltd. Phase change memory cells having vertical channel access transistor and memory plane
US8313979B2 (en) 2009-05-22 2012-11-20 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US20100295009A1 (en) * 2009-05-22 2010-11-25 Macronix International Co., Ltd. Phase Change Memory Cells Having Vertical Channel Access Transistor and Memory Plane
US8617972B2 (en) 2009-05-22 2013-12-31 Advanced Technology Materials, Inc. Low temperature GST process
US8168538B2 (en) 2009-05-26 2012-05-01 Macronix International Co., Ltd. Buried silicide structure and method for making
US20100301304A1 (en) * 2009-05-26 2010-12-02 Macronix International Co., Ltd. Buried silicide structure and method for making
US8927060B2 (en) * 2009-06-11 2015-01-06 Tokyo Electron Limited Method for forming Ge-Sb-Te film and storage medium
US20120107505A1 (en) * 2009-06-11 2012-05-03 Tokyo Electron Limited METHOD FOR FORMING Ge-Sb-Te FILM AND STORAGE MEDIUM
US8809829B2 (en) 2009-06-15 2014-08-19 Macronix International Co., Ltd. Phase change memory having stabilized microstructure and manufacturing method
US8406033B2 (en) 2009-06-22 2013-03-26 Macronix International Co., Ltd. Memory device and method for sensing and fixing margin cells
US8363463B2 (en) 2009-06-25 2013-01-29 Macronix International Co., Ltd. Phase change memory having one or more non-constant doping profiles
US8238149B2 (en) 2009-06-25 2012-08-07 Macronix International Co., Ltd. Methods and apparatus for reducing defect bits in phase change memory
US8228721B2 (en) 2009-07-15 2012-07-24 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US7894254B2 (en) 2009-07-15 2011-02-22 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US8779408B2 (en) 2009-07-15 2014-07-15 Macronix International Co., Ltd. Phase change memory cell structure
US8198619B2 (en) 2009-07-15 2012-06-12 Macronix International Co., Ltd. Phase change memory cell structure
US8110822B2 (en) 2009-07-15 2012-02-07 Macronix International Co., Ltd. Thermal protect PCRAM structure and methods for making
CN101985106A (en) * 2009-07-29 2011-03-16 中国科学院福建物质结构研究所 Preparation method and application of novel caesium-removing silver-tin selenide microporous material
US8691668B2 (en) 2009-09-02 2014-04-08 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Dihalide germanium(II) precursors for germanium-containing film depositions
US8064248B2 (en) 2009-09-17 2011-11-22 Macronix International Co., Ltd. 2T2R-1T1R mix mode phase change memory array
US8178387B2 (en) 2009-10-23 2012-05-15 Macronix International Co., Ltd. Methods for reducing recrystallization time for a phase change material
US20110124182A1 (en) * 2009-11-20 2011-05-26 Advanced Techology Materials, Inc. System for the delivery of germanium-based precursor
US9240319B2 (en) 2010-02-03 2016-01-19 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Chalcogenide-containing precursors, methods of making, and methods of using the same for thin film deposition
US9012876B2 (en) 2010-03-26 2015-04-21 Entegris, Inc. Germanium antimony telluride materials and devices incorporating same
US8853047B2 (en) 2010-05-12 2014-10-07 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US8729521B2 (en) 2010-05-12 2014-05-20 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US9190609B2 (en) 2010-05-21 2015-11-17 Entegris, Inc. Germanium antimony telluride materials and devices incorporating same
US8310864B2 (en) 2010-06-15 2012-11-13 Macronix International Co., Ltd. Self-aligned bit line under word line memory array
US9373677B2 (en) 2010-07-07 2016-06-21 Entegris, Inc. Doping of ZrO2 for DRAM applications
US9187822B2 (en) * 2010-09-29 2015-11-17 Tokyo Electron Limited Method for forming Ge-Sb-Te film and storage medium
US20130183446A1 (en) * 2010-09-29 2013-07-18 Tokyo Electron Limited METHOD FOR FORMING Ge-Sb-Te FILM AND STORAGE MEDIUM
US8395935B2 (en) 2010-10-06 2013-03-12 Macronix International Co., Ltd. Cross-point self-aligned reduced cell size phase change memory
US8497705B2 (en) 2010-11-09 2013-07-30 Macronix International Co., Ltd. Phase change device for interconnection of programmable logic device
US8467238B2 (en) 2010-11-15 2013-06-18 Macronix International Co., Ltd. Dynamic pulse operation for phase change memory
US9236568B2 (en) 2011-04-19 2016-01-12 Macronix International Co., Ltd. Sidewall thin film electrode with self-aligned top electrode and programmable resistance memory
US8497182B2 (en) 2011-04-19 2013-07-30 Macronix International Co., Ltd. Sidewall thin film electrode with self-aligned top electrode and programmable resistance memory
US8605495B2 (en) 2011-05-09 2013-12-10 Macronix International Co., Ltd. Isolation device free memory
US9443736B2 (en) 2012-05-25 2016-09-13 Entegris, Inc. Silylene compositions and methods of use thereof
US9640757B2 (en) 2012-10-30 2017-05-02 Entegris, Inc. Double self-aligned phase change memory device structure
US10186570B2 (en) 2013-02-08 2019-01-22 Entegris, Inc. ALD processes for low leakage current and low equivalent oxide thickness BiTaO films
WO2014137943A3 (en) * 2013-03-03 2015-05-07 Adesto Technologies Corporation Programmable impedance memory elements and corresponding methods
US9252359B2 (en) 2013-03-03 2016-02-02 Adesto Technologies Corporation Resistive switching devices having a switching layer and an intermediate electrode layer and methods of formation thereof
US9818939B2 (en) 2013-03-03 2017-11-14 Adesto Technologies Corporation Resistive switching devices having a switching layer and an intermediate electrode layer and methods of formation thereof
US8916414B2 (en) 2013-03-13 2014-12-23 Macronix International Co., Ltd. Method for making memory cell by melting phase change material in confined space
US9711719B2 (en) 2013-03-15 2017-07-18 Adesto Technologies Corporation Nonvolatile memory elements having conductive structures with semimetals and/or semiconductors
US9336879B2 (en) 2014-01-24 2016-05-10 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
US9406881B1 (en) 2015-04-24 2016-08-02 Micron Technology, Inc. Memory cells having a heater electrode formed between a first storage material and a second storage material and methods of forming the same
US9672906B2 (en) 2015-06-19 2017-06-06 Macronix International Co., Ltd. Phase change memory with inter-granular switching
US9472274B1 (en) 2015-07-01 2016-10-18 Macronix International Co., Ltd. Refresh of nonvolatile memory cells and reference cells with resistance drift
CN109652785A (en) * 2017-10-10 2019-04-19 Asm Ip控股有限公司 Pass through the method for cyclic deposition deposited metal chalkogenide on substrate
US20210288254A1 (en) * 2018-03-30 2021-09-16 Taiwan Semiconductor Manufacturing Co., Ltd. Systems and methods for phase change material based thermal assessment
US11812674B2 (en) * 2018-03-30 2023-11-07 Taiwan Semiconductor Manufacturing Co., Ltd. Systems and methods for phase change material based thermal assessment
US11716861B2 (en) 2020-12-15 2023-08-01 Micron Technology, Inc. Electrically formed memory array using single element materials

Also Published As

Publication number Publication date
TWI515324B (en) 2016-01-01
KR20070101361A (en) 2007-10-16
TW200643210A (en) 2006-12-16
CN102080216A (en) 2011-06-01
MX2007009045A (en) 2007-10-23
US20090022883A1 (en) 2009-01-22
EP1841895A4 (en) 2009-09-23
EP1841895A2 (en) 2007-10-10
WO2006083481A2 (en) 2006-08-10
US7858152B2 (en) 2010-12-28
KR101254157B1 (en) 2013-04-18
JP2008528805A (en) 2008-07-31
KR101376679B1 (en) 2014-03-20
WO2006083481A3 (en) 2007-12-21
CA2595761A1 (en) 2006-08-10
KR20120109626A (en) 2012-10-08
CN101180135A (en) 2008-05-14
CN101180135B (en) 2011-08-24

Similar Documents

Publication Publication Date Title
US7858152B2 (en) Chemical vapor deposition of chalcogenide materials via alternating layers
US9065048B2 (en) Methods of forming germanium-antimony-tellurium materials and chalcogenide materials
US20080286446A1 (en) Seed-Assisted MOCVD Growth of Threshold Switching and Phase-Change Materials
Muralt Texture control and seeded nucleation of nanosize structures of ferroelectric thin films
US7696550B2 (en) Bipolar switching PCMO capacitor
WO2007067604A2 (en) Method of making undoped, alloyed and doped chalcogenide films by mocvd processes
WO2011119175A1 (en) Germanium antimony telluride materials and devices incorporating same
Lee et al. Atomic layer deposition of chalcogenides for next-generation phase change memory
Schuck et al. Metal organic vapor phase epitaxy of hexagonal Ge–Sb–Te (GST)
Kim et al. Atomic layer deposition of GeSe films using HGeCl3 and [(CH3) 3Si] 2Se with the discrete feeding method for the ovonic threshold switch
US20210359205A1 (en) Method of forming chalcogenide-based thin film using atomic layer deposition process, method of forming phase change material layer and switching device, and method of fabricating memory device using the same
Chung et al. Volatile nickel aminoalkoxide complexes as liquid precursors for non-volatile memory device of NiO films by ALD
US8623734B2 (en) Method to selectively grow phase change material inside a via hole
CN101473417B (en) Method of depositing chalcogenide film for phase-change memory
US8154907B2 (en) Method for fabricating indium (In)-antimony (Sb)-tellurium (Te) nanowires and phase-change memory device comprising the nanowires
US20100203263A1 (en) Deposition of Chalcogenide Materials via Vaporization Process
KR101952729B1 (en) Preparing method of chalcogen-containing film using atomic layer deposition
Leskelä et al. Atomic layer deposition of materials for phase-change memories
Fujisaki et al. Amorphous thin GeSbTe phase-change films prepared by radical-assisted metal-organic chemical vapor deposition
KR102529139B1 (en) Method of forming chalcogenide-based thin film using atomic layer deposition process, method of forming phase change material layer using the same and method of fabricating phase change memory device
Hunks et al. Germanium ALD/CVD Precursors for Deposition of Ge/GeTe Films
Tompa et al. MOCVD of Chalcogenide Films for Phase Change Memory Applications
KR20090081182A (en) Method Of Forming Phase-Change Layer reducing reset current

Legal Events

Date Code Title Description
AS Assignment

Owner name: ENERGY CONVERSION DEVICES, MICHIGAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OVSHINSKY, STANFORD R.;KAMEPALLI, SMURUTHI;REEL/FRAME:016240/0095

Effective date: 20050127

AS Assignment

Owner name: OVONYX, INC., MICHIGAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ENERGY CONVERSION DEVICES, INC;REEL/FRAME:022083/0318

Effective date: 20081130

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: ENERGY CONVERSION DEVICES, INC, MICHIGAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OVSHINSKY, STANFORD R;KAMEPALLI, SMURUTHI;REEL/FRAME:036144/0176

Effective date: 20050127