US20060189039A1 - Fabrication of parascan tunable dielectric chips - Google Patents
Fabrication of parascan tunable dielectric chips Download PDFInfo
- Publication number
- US20060189039A1 US20060189039A1 US11/377,722 US37772206A US2006189039A1 US 20060189039 A1 US20060189039 A1 US 20060189039A1 US 37772206 A US37772206 A US 37772206A US 2006189039 A1 US2006189039 A1 US 2006189039A1
- Authority
- US
- United States
- Prior art keywords
- tunable dielectric
- thick film
- dielectric
- thin film
- tunable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P11/00—Apparatus or processes specially adapted for manufacturing waveguides or resonators, lines, or other devices of the waveguide type
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
Definitions
- the present invention generally relates to dielectric chips and more specifically to the fabrication of tunable dielectric chips. Still more particularly the present invention relates to the fabrication of tunable dielectric chips that are made from Paracan tunable dielectrics.
- RF microwave devices made of tunable dielectrics (such as Parascan, the trademarked tunable dielectric material invented by Paratek Microwave Corporation, the assignee of the present invention) is typically screen printed on different substrates to form a thick film layer.
- These dielectric films have average surface roughness between O.4 um to 1 um and peak to valley roughness more than 4 um.
- a thin film layer more than 3 um is required to pattern on these rough thick films in order to make tunable RF devices.
- thin film is patterned on a smooth surface such as a polished silicon wafer and the thickness of the film is less than 1 um. Patterning a 3 um or thicker thin film on rough dielectrics is a challenge.
- the present invention provides a tunable dielectric chip that comprises a dielectric substrate, the dielectric substrate patterned to a critical dimension, a metallized portion integral to the dielectric substrate, and an encapsulant covering any portion of the dielectric substrate not covered by the metallized portion.
- a thin titanium layer can be deposited in between the metallized portion and the dielectric substrate to promote adhesion.
- the dielectric substrate can be a dielectric thick film.
- the thickness of the titanium can vary from 200 A to 500 A and the metallized portion integral to the dielectric substrate in a preferred embodiment is gold and varies in thickness from 3 um to several microns depending on the application.
- the encapsulant is a photo-definable encapsulant.
- the present invention also provides solder pads integral to the metallized portion enabling maximan protection from moisture and other contaminants.
- the metallized portion discussed above in a preferred embodiment is formed by cleaning the surface of the thick film tunable dielectric, applying a photoresist coating of a thin film metal to the thick film tunable dielectric, soft baking the thick film tunable dielectric with the thin film metal coated thereon, exposing the thick film tunable dielectric with the thin film metal coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal coated thereon, and developing the thick film tunable dielectric with the thin film metal coated thereon.
- the encapsulant covering any portion of the dielectric substrate not covered by the metallized portion is formed by surface cleaning the thick film tunable dielectric with the thin film metal coated thereon, baking the thick film tunable dielectric with the thin film metal coated thereon, adhesion promoter coating the thick film tunable dielectric with the thin film metal coated thereon, encapsulent coating the thick film tunable dielectric with the thin film metal coated thereon, creating a thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, pre-develop baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, and curing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon.
- solder pads integral to the metallized portion mentioned above in a preferred embodiment are formed by surface cleaning the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, photoresist coating the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, developing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, inspecting the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, descumming the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, metalizing at least one solder pad on the thick film tunable dielectric with the thin film metal and encapsulent coated thereon thereby creating a thick film
- the present invention also provides for a method of fabricating tunable dielectric chips, comprising the steps of defining a critical dimension on the dielectric via patterning and metallization, and encapsulating a critical area on the critical dimension in order to protect the critical area from moisture and other contaminations.
- this step can include the following sub-steps of cleaning the surface of a thick film tunable dielectric, applying a photoresist coating of a thin film metal to the thick film tunable dielectric, soft baking the thick film tunable dielectric with the thin film metal coated thereon, exposing the thick film tunable dielectric with the thin film metal coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal coated thereon, developing the thick film tunable dielectric with the thin film metal coated thereon, inspecting the thick film tunable dielectric with the thin film metal coated thereon, and descumming the thick film tunable dielectric with the thin film metal coated thereon.
- this step can include the following sub-steps of surface cleaning the thick film tunable dielectric with the thin film metal coated thereon, baking the thick film tunable dielectric with the thin film metal coated thereon, adhesion promoter coating the thick film tunable dielectric with the thin film metal coated thereon, encapsulent coating the thick film tunable dielectric with the thin film metal coated thereon, creating a thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, pre-develop baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, curing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, and descumming the thick film
- the present method can further include the step of metallizing at least one solder pad on the tunable dielectric chip.
- This metallizing at least one solder pad step can include the following sub-steps of surface cleaning the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, photoresist coating the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, developing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, inspecting the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, descumming the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, metallizing at least one solder pad
- FIG. 1 shows the process flow for gap defining (step 1 );
- FIG. 2 shows process flow for encapsulation (step 2 );
- FIG. 3 shows the process flow for the optional solder pad creation (step 3 );
- FIG. 4 illustrates the schematic of finished step one
- FIG. 5 depicts the schematic of finished step two
- FIG. 6 shows the schematic of finished step three.
- the applicant of the present invention has successfully developed and describes herein a technique that patterns thin film metals on thick film dielectrics which make Parascan® RF tunable devices a success.
- the first step is to define critical dimension (CD) on the dielectric via patterning and metallization.
- the second step is encapsulation in order to protect the critical area from moisture and other contaminations.
- the third step is creation of a solder pad. This step is optional depending on the design.
- gold metallization is used for step one, due to its high conductivity as well as good corrosion resistance. However, it is understood that other metals can also be used instead of gold provided they have similar properties as gold.
- a thin titanium layer is deposited in between the gold and a dielectric thick film to promote adhesion. Thickness of the gold varies from 3 um to several microns depending on the application of the devices. Titanium thickness can vary from 200 A to 500 A. A preferred embodiment of the present invention has a typical thickness of 350 A.
- Metal CD size for the devices starts from 4 um and varies with designs. Encapsulation is conducted after step one, starting from substrate cleaning and baking. A temperature as high as 450° C.
- a photo-definable encapsulant is used in this case.
- the areas that require protection are patterned with encapsulation materials followed by curing.
- solder pads After the encapsulation, the whole crystal fabrication process can be considered finished unless special solder pads are required.
- the process for creating solder pads is similar to step one, except the metallization metal used for this step must be compatible with the soldering material. Typically, copper is selected as the material for solder pad with a flash of gold on top for protection. Again, however, this is one preferred embodiment of the present invention and it is anticipated that other metals can be used for this step in alternate embodiments.
- FIGS. 1-3 are flow charts for each step described above.
- FIG. 1 shown generally at 100 , depicts the process flow for gap defining (step 1 ).
- the first step in the process is to prepare the surface by surface cleaning 105 .
- a photoresist is applied and soft baked at 115 .
- the next step is exposure at 120 and then a post-exposure bake at 125 .
- Developing takes place at 130 with an inspection following at 135 .
- the final step is then to descum at step 140 .
- FIG. 2 shows process flow for encapsulation (step 2 ). This is shown generally as 200 , with the first step being surface cleaning, 205 . Next is baking at 210 , followed by adhesion promoter coating 215 and encapsulent coating 220 . Soft baking takes place at 225 followed by exposure at 230 . The step of pre-develop baking takes place at 235 and subsequenty at 240 the process includes developing and curing at 245 . The final step is then to descum at step 250 .
- FIG. 3 which includes the flow for the optional solder pad creation (step 3 ).
- the flow is shown generally as 300 , with the first step in the flow again starting with a surface cleaning at 305 .
- a photo resist coating at 310 and soft baking at 315 .
- Exposure occurs at 320 , followed by a post exposure bake at 325 .
- Developing occurs at 330 , with an inspection following at 335 .
- Descum occurs at 340 with the metallization step following at 345 .
- An acetone immersion happens at 350 with a remover liftoff occurring shortly thereafter at 355 .
- An inspection once again occurs at 360 with a final cleaning taking place next at 365 .
- FIG. 4 illustrates a depiction of finished step one, shown generally as 400 , which includes defining the critical dimension (CD) on the dielectric 420 via patterning and metallization of metals 410 and 415 .
- the second step, shown as 500 of FIG. 5 is encapsulation 505 above metals 410 and 415 and above dielectric 420 in order to protect the critical area 510 from moisture and other contaminations.
- solder pads 610 and 615 can be placed adjacent to the ecapsulation portion 505 and above metals 410 and 415 which are above dielectric 420 . This provides for maximan protection from moisture and other contaminants. Again, this step is optional depending on the design.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Cleaning Or Drying Semiconductors (AREA)
- Micromachines (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
Description
- The present invention generally relates to dielectric chips and more specifically to the fabrication of tunable dielectric chips. Still more particularly the present invention relates to the fabrication of tunable dielectric chips that are made from Paracan tunable dielectrics.
- RF microwave devices made of tunable dielectrics (such as Parascan, the trademarked tunable dielectric material invented by Paratek Microwave Corporation, the assignee of the present invention) is typically screen printed on different substrates to form a thick film layer. These dielectric films have average surface roughness between O.4 um to 1 um and peak to valley roughness more than 4 um. A thin film layer more than 3 um is required to pattern on these rough thick films in order to make tunable RF devices. Typically, in the semiconductor industry, thin film is patterned on a smooth surface such as a polished silicon wafer and the thickness of the film is less than 1 um. Patterning a 3 um or thicker thin film on rough dielectrics is a challenge.
- Therefore, a strong need in the industry exists to provide the ability to pattern a 3 um or thicker thin film on rough dielectrics to enable the fabrication of tunable dielectric chips that are made from Paracan tunable dielectrics.
- The present invention provides a tunable dielectric chip that comprises a dielectric substrate, the dielectric substrate patterned to a critical dimension, a metallized portion integral to the dielectric substrate, and an encapsulant covering any portion of the dielectric substrate not covered by the metallized portion. A thin titanium layer can be deposited in between the metallized portion and the dielectric substrate to promote adhesion. The dielectric substrate can be a dielectric thick film. The thickness of the titanium can vary from 200 A to 500 A and the metallized portion integral to the dielectric substrate in a preferred embodiment is gold and varies in thickness from 3 um to several microns depending on the application. Further, in the present preferred embodiment, the encapsulant is a photo-definable encapsulant. The present invention also provides solder pads integral to the metallized portion enabling maximan protection from moisture and other contaminants.
- The metallized portion discussed above in a preferred embodiment is formed by cleaning the surface of the thick film tunable dielectric, applying a photoresist coating of a thin film metal to the thick film tunable dielectric, soft baking the thick film tunable dielectric with the thin film metal coated thereon, exposing the thick film tunable dielectric with the thin film metal coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal coated thereon, and developing the thick film tunable dielectric with the thin film metal coated thereon.
- The encapsulant covering any portion of the dielectric substrate not covered by the metallized portion is formed by surface cleaning the thick film tunable dielectric with the thin film metal coated thereon, baking the thick film tunable dielectric with the thin film metal coated thereon, adhesion promoter coating the thick film tunable dielectric with the thin film metal coated thereon, encapsulent coating the thick film tunable dielectric with the thin film metal coated thereon, creating a thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, pre-develop baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, and curing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon.
- The solder pads integral to the metallized portion mentioned above in a preferred embodiment are formed by surface cleaning the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, photoresist coating the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, developing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, inspecting the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, descumming the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, metalizing at least one solder pad on the thick film tunable dielectric with the thin film metal and encapsulent coated thereon thereby creating a thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon, acetone immersing the thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon, remover liftoff of the thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon, inspecting the thick film tunable dielectric with the thin film metal, encapsulent coating and metal at least one solder pad thereon, and final cleaning of the thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon.
- The present invention also provides for a method of fabricating tunable dielectric chips, comprising the steps of defining a critical dimension on the dielectric via patterning and metallization, and encapsulating a critical area on the critical dimension in order to protect the critical area from moisture and other contaminations. To elaborate on the first step of defining a critical dimension on the dielectric via patterning and metallization, this step can include the following sub-steps of cleaning the surface of a thick film tunable dielectric, applying a photoresist coating of a thin film metal to the thick film tunable dielectric, soft baking the thick film tunable dielectric with the thin film metal coated thereon, exposing the thick film tunable dielectric with the thin film metal coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal coated thereon, developing the thick film tunable dielectric with the thin film metal coated thereon, inspecting the thick film tunable dielectric with the thin film metal coated thereon, and descumming the thick film tunable dielectric with the thin film metal coated thereon.
- To elaborate on the second step of encapsulating a critical area on the critical dimension in order to protect the critical area from moisture and other contaminations, this step can include the following sub-steps of surface cleaning the thick film tunable dielectric with the thin film metal coated thereon, baking the thick film tunable dielectric with the thin film metal coated thereon, adhesion promoter coating the thick film tunable dielectric with the thin film metal coated thereon, encapsulent coating the thick film tunable dielectric with the thin film metal coated thereon, creating a thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, pre-develop baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, curing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, and descumming the thick film tunable dielectric with the thin film metal and encapsulent coated thereon.
- The present method can further include the step of metallizing at least one solder pad on the tunable dielectric chip. This metallizing at least one solder pad step can include the following sub-steps of surface cleaning the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, photoresist coating the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, soft baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, exposing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, post exposure baking the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, developing the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, inspecting the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, descumming the thick film tunable dielectric with the thin film metal and encapsulent coated thereon, metallizing at least one solder pad on the thick film tunable dielectric with the thin film metal and encapsulent coated thereon thereby creating a thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon, acetone immersing the thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon, remover liftoff of the thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon, inspecting the thick film tunable dielectric with the thin film metal, encapsulent coating and metal at least one solder pad thereon, and final cleaning of the thick film tunable dielectric with the thin film metal, encapsulent coating and at least one metal solder pad thereon.
-
FIG. 1 shows the process flow for gap defining (step 1); -
FIG. 2 shows process flow for encapsulation (step 2); -
FIG. 3 shows the process flow for the optional solder pad creation (step 3); -
FIG. 4 illustrates the schematic of finished step one; -
FIG. 5 depicts the schematic of finished step two; and -
FIG. 6 shows the schematic of finished step three. - The applicant of the present invention has successfully developed and describes herein a technique that patterns thin film metals on thick film dielectrics which make Parascan® RF tunable devices a success.
- To provide Fabrication of Parascan® tunable dielectric chips of the present invention requires three major steps. The first step is to define critical dimension (CD) on the dielectric via patterning and metallization. The second step is encapsulation in order to protect the critical area from moisture and other contaminations. The third step is creation of a solder pad. This step is optional depending on the design.
- Typically, gold metallization is used for step one, due to its high conductivity as well as good corrosion resistance. However, it is understood that other metals can also be used instead of gold provided they have similar properties as gold. A thin titanium layer is deposited in between the gold and a dielectric thick film to promote adhesion. Thickness of the gold varies from 3 um to several microns depending on the application of the devices. Titanium thickness can vary from 200 A to 500 A. A preferred embodiment of the present invention has a typical thickness of 350 A. Metal CD size for the devices starts from 4 um and varies with designs. Encapsulation is conducted after step one, starting from substrate cleaning and baking. A temperature as high as 450° C. is required for the baking for two purposes: bake out moisture and remove any residual photoresist that is trapped in the dielectric films. A photo-definable encapsulant is used in this case. The areas that require protection are patterned with encapsulation materials followed by curing.
- After the encapsulation, the whole crystal fabrication process can be considered finished unless special solder pads are required. The process for creating solder pads is similar to step one, except the metallization metal used for this step must be compatible with the soldering material. Typically, copper is selected as the material for solder pad with a flash of gold on top for protection. Again, however, this is one preferred embodiment of the present invention and it is anticipated that other metals can be used for this step in alternate embodiments.
- Turning now to the figures,
FIGS. 1-3 are flow charts for each step described above.FIG. 1 , shown generally at 100, depicts the process flow for gap defining (step 1). The first step in the process is to prepare the surface by surface cleaning 105. Next, at 110, a photoresist is applied and soft baked at 115. The next step is exposure at 120 and then a post-exposure bake at 125. Developing takes place at 130 with an inspection following at 135. The final step is then to descum atstep 140. -
FIG. 2 shows process flow for encapsulation (step 2). This is shown generally as 200, with the first step being surface cleaning, 205. Next is baking at 210, followed byadhesion promoter coating 215 andencapsulent coating 220. Soft baking takes place at 225 followed by exposure at 230. The step of pre-develop baking takes place at 235 and subsequenty at 240 the process includes developing and curing at 245. The final step is then to descum atstep 250. - Turning now to
FIG. 3 , which includes the flow for the optional solder pad creation (step 3). The flow is shown generally as 300, with the first step in the flow again starting with a surface cleaning at 305. Next is a photo resist coating at 310 and soft baking at 315. Exposure occurs at 320, followed by a post exposure bake at 325. Developing occurs at 330, with an inspection following at 335. Descum occurs at 340 with the metallization step following at 345. An acetone immersion happens at 350 with a remover liftoff occurring shortly thereafter at 355. An inspection once again occurs at 360 with a final cleaning taking place next at 365. -
FIG. 4 illustrates a depiction of finished step one, shown generally as 400, which includes defining the critical dimension (CD) on the dielectric 420 via patterning and metallization ofmetals FIG. 5 , isencapsulation 505 abovemetals dielectric 420 in order to protect thecritical area 510 from moisture and other contaminations. - In
FIG. 6 , at 600 is the third step of creation of theoptional solder pads Solder pads ecapsulation portion 505 and abovemetals dielectric 420. This provides for maximan protection from moisture and other contaminants. Again, this step is optional depending on the design. - While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example, and not limitation. It will be apparent to persons skilled in the relevant art that various changes in form and detail can be made therein without departing from the spirit and scope of the invention.
- The present invention has been described above with the aid of functional building blocks illustrating the performance of specified functions and relationships thereof. The boundaries of these functional building blocks have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be defined so long as the specified functions and relationships thereof are appropriately performed. Any such alternate boundaries are thus within the scope and spirit of the claimed invention. Thus, the breadth and scope of the present invention should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/377,722 US20060189039A1 (en) | 2003-02-05 | 2006-03-16 | Fabrication of parascan tunable dielectric chips |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US44533703P | 2003-02-05 | 2003-02-05 | |
US10/760,875 US7048992B2 (en) | 2003-02-05 | 2004-01-20 | Fabrication of Parascan tunable dielectric chips |
US11/377,722 US20060189039A1 (en) | 2003-02-05 | 2006-03-16 | Fabrication of parascan tunable dielectric chips |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/760,875 Continuation US7048992B2 (en) | 2003-02-05 | 2004-01-20 | Fabrication of Parascan tunable dielectric chips |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060189039A1 true US20060189039A1 (en) | 2006-08-24 |
Family
ID=32871942
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/760,875 Expired - Lifetime US7048992B2 (en) | 2003-02-05 | 2004-01-20 | Fabrication of Parascan tunable dielectric chips |
US11/377,722 Abandoned US20060189039A1 (en) | 2003-02-05 | 2006-03-16 | Fabrication of parascan tunable dielectric chips |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/760,875 Expired - Lifetime US7048992B2 (en) | 2003-02-05 | 2004-01-20 | Fabrication of Parascan tunable dielectric chips |
Country Status (2)
Country | Link |
---|---|
US (2) | US7048992B2 (en) |
WO (1) | WO2004073098A2 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7048992B2 (en) * | 2003-02-05 | 2006-05-23 | Paratek Microwave, Inc. | Fabrication of Parascan tunable dielectric chips |
US20040229025A1 (en) * | 2003-04-11 | 2004-11-18 | Chen Zhang | Voltage tunable photodefinable dielectric and method of manufacture therefore |
US7151411B2 (en) * | 2004-03-17 | 2006-12-19 | Paratek Microwave, Inc. | Amplifier system and method |
US20060006962A1 (en) * | 2004-07-08 | 2006-01-12 | Du Toit Cornelis F | Phase shifters and method of manufacture therefore |
Citations (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3757175A (en) * | 1971-01-06 | 1973-09-04 | Soo Kim Chang | Tor chips mounted on a single substrate composite integrated circuits with coplnaar connections to semiconduc |
US5312790A (en) * | 1993-06-09 | 1994-05-17 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric material |
US5593495A (en) * | 1994-06-16 | 1997-01-14 | Sharp Kabushiki Kaisha | Method for manufacturing thin film of composite metal-oxide dielectric |
US5635434A (en) * | 1995-09-11 | 1997-06-03 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite material-BSTO-magnesium based compound |
US5635433A (en) * | 1995-09-11 | 1997-06-03 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite material-BSTO-ZnO |
US5640042A (en) * | 1995-12-14 | 1997-06-17 | The United States Of America As Represented By The Secretary Of The Army | Thin film ferroelectric varactor |
US5694134A (en) * | 1992-12-01 | 1997-12-02 | Superconducting Core Technologies, Inc. | Phased array antenna system including a coplanar waveguide feed arrangement |
US5693429A (en) * | 1995-01-20 | 1997-12-02 | The United States Of America As Represented By The Secretary Of The Army | Electronically graded multilayer ferroelectric composites |
US5766697A (en) * | 1995-12-08 | 1998-06-16 | The United States Of America As Represented By The Secretary Of The Army | Method of making ferrolectric thin film composites |
US5830591A (en) * | 1996-04-29 | 1998-11-03 | Sengupta; Louise | Multilayered ferroelectric composite waveguides |
US5846893A (en) * | 1995-12-08 | 1998-12-08 | Sengupta; Somnath | Thin film ferroelectric composites and method of making |
US5886867A (en) * | 1995-03-21 | 1999-03-23 | Northern Telecom Limited | Ferroelectric dielectric for integrated circuit applications at microwave frequencies |
US5990766A (en) * | 1996-06-28 | 1999-11-23 | Superconducting Core Technologies, Inc. | Electrically tunable microwave filters |
US6074971A (en) * | 1998-11-13 | 2000-06-13 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite materials with enhanced electronic properties BSTO-Mg based compound-rare earth oxide |
US6377217B1 (en) * | 1999-09-14 | 2002-04-23 | Paratek Microwave, Inc. | Serially-fed phased array antennas with dielectric phase shifters |
US6377142B1 (en) * | 1998-10-16 | 2002-04-23 | Paratek Microwave, Inc. | Voltage tunable laminated dielectric materials for microwave applications |
US6377440B1 (en) * | 2000-09-12 | 2002-04-23 | Paratek Microwave, Inc. | Dielectric varactors with offset two-layer electrodes |
US6404614B1 (en) * | 2000-05-02 | 2002-06-11 | Paratek Microwave, Inc. | Voltage tuned dielectric varactors with bottom electrodes |
US20020118081A1 (en) * | 2000-11-14 | 2002-08-29 | Xiao-Peng Liang | Hybrid resonator microstrip line filters |
US6448650B1 (en) * | 1998-05-18 | 2002-09-10 | Texas Instruments Incorporated | Fine pitch system and method for reinforcing bond pads in semiconductor devices |
US20020149448A1 (en) * | 2001-04-11 | 2002-10-17 | Toncich Stanley S. | Low-loss tunable ferro-electric device and method of characterization |
US20020165080A1 (en) * | 2001-01-24 | 2002-11-07 | Sengupta Louise C. | Electronically tunable, low-loss ceramic materials including a tunable dielectric phase and multiple metal oxide phases |
US6492883B2 (en) * | 2000-11-03 | 2002-12-10 | Paratek Microwave, Inc. | Method of channel frequency allocation for RF and microwave duplexers |
US20030022030A1 (en) * | 2001-04-13 | 2003-01-30 | Wontae Chang | Strain-relieved tunable dielectric thin films |
US6514895B1 (en) * | 2000-06-15 | 2003-02-04 | Paratek Microwave, Inc. | Electronically tunable ceramic materials including tunable dielectric and metal silicate phases |
US6525630B1 (en) * | 1999-11-04 | 2003-02-25 | Paratek Microwave, Inc. | Microstrip tunable filters tuned by dielectric varactors |
US6531936B1 (en) * | 1998-10-16 | 2003-03-11 | Paratek Microwave, Inc. | Voltage tunable varactors and tunable devices including such varactors |
US6535076B2 (en) * | 2001-05-15 | 2003-03-18 | Silicon Valley Bank | Switched charge voltage driver and method for applying voltage to tunable dielectric devices |
US6538603B1 (en) * | 2000-07-21 | 2003-03-25 | Paratek Microwave, Inc. | Phased array antennas incorporating voltage-tunable phase shifters |
US6556102B1 (en) * | 1999-11-18 | 2003-04-29 | Paratek Microwave, Inc. | RF/microwave tunable delay line |
US6590468B2 (en) * | 2000-07-20 | 2003-07-08 | Paratek Microwave, Inc. | Tunable microwave devices with auto-adjusting matching circuit |
US6689681B2 (en) * | 2001-04-13 | 2004-02-10 | Fujitsu Limited | Semiconductor device and a method of manufacturing the same |
US6717266B1 (en) * | 2002-06-18 | 2004-04-06 | Advanced Micro Devices, Inc. | Use of an alloying element to form a stable oxide layer on the surface of metal features |
US7048992B2 (en) * | 2003-02-05 | 2006-05-23 | Paratek Microwave, Inc. | Fabrication of Parascan tunable dielectric chips |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6444336B1 (en) * | 2000-12-21 | 2002-09-03 | The Regents Of The University Of California | Thin film dielectric composite materials |
-
2004
- 2004-01-20 US US10/760,875 patent/US7048992B2/en not_active Expired - Lifetime
- 2004-02-05 WO PCT/US2004/003421 patent/WO2004073098A2/en active Application Filing
-
2006
- 2006-03-16 US US11/377,722 patent/US20060189039A1/en not_active Abandoned
Patent Citations (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3757175A (en) * | 1971-01-06 | 1973-09-04 | Soo Kim Chang | Tor chips mounted on a single substrate composite integrated circuits with coplnaar connections to semiconduc |
US5694134A (en) * | 1992-12-01 | 1997-12-02 | Superconducting Core Technologies, Inc. | Phased array antenna system including a coplanar waveguide feed arrangement |
US5312790A (en) * | 1993-06-09 | 1994-05-17 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric material |
US5427988A (en) * | 1993-06-09 | 1995-06-27 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite material - BSTO-MgO |
US5486491A (en) * | 1993-06-09 | 1996-01-23 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite material - BSTO-ZrO2 |
US5593495A (en) * | 1994-06-16 | 1997-01-14 | Sharp Kabushiki Kaisha | Method for manufacturing thin film of composite metal-oxide dielectric |
US5693429A (en) * | 1995-01-20 | 1997-12-02 | The United States Of America As Represented By The Secretary Of The Army | Electronically graded multilayer ferroelectric composites |
US5886867A (en) * | 1995-03-21 | 1999-03-23 | Northern Telecom Limited | Ferroelectric dielectric for integrated circuit applications at microwave frequencies |
US5635434A (en) * | 1995-09-11 | 1997-06-03 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite material-BSTO-magnesium based compound |
US5635433A (en) * | 1995-09-11 | 1997-06-03 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite material-BSTO-ZnO |
US5766697A (en) * | 1995-12-08 | 1998-06-16 | The United States Of America As Represented By The Secretary Of The Army | Method of making ferrolectric thin film composites |
US5846893A (en) * | 1995-12-08 | 1998-12-08 | Sengupta; Somnath | Thin film ferroelectric composites and method of making |
US5640042A (en) * | 1995-12-14 | 1997-06-17 | The United States Of America As Represented By The Secretary Of The Army | Thin film ferroelectric varactor |
US5830591A (en) * | 1996-04-29 | 1998-11-03 | Sengupta; Louise | Multilayered ferroelectric composite waveguides |
US5990766A (en) * | 1996-06-28 | 1999-11-23 | Superconducting Core Technologies, Inc. | Electrically tunable microwave filters |
US6448650B1 (en) * | 1998-05-18 | 2002-09-10 | Texas Instruments Incorporated | Fine pitch system and method for reinforcing bond pads in semiconductor devices |
US6377142B1 (en) * | 1998-10-16 | 2002-04-23 | Paratek Microwave, Inc. | Voltage tunable laminated dielectric materials for microwave applications |
US6531936B1 (en) * | 1998-10-16 | 2003-03-11 | Paratek Microwave, Inc. | Voltage tunable varactors and tunable devices including such varactors |
US6074971A (en) * | 1998-11-13 | 2000-06-13 | The United States Of America As Represented By The Secretary Of The Army | Ceramic ferroelectric composite materials with enhanced electronic properties BSTO-Mg based compound-rare earth oxide |
US6377217B1 (en) * | 1999-09-14 | 2002-04-23 | Paratek Microwave, Inc. | Serially-fed phased array antennas with dielectric phase shifters |
US6525630B1 (en) * | 1999-11-04 | 2003-02-25 | Paratek Microwave, Inc. | Microstrip tunable filters tuned by dielectric varactors |
US6556102B1 (en) * | 1999-11-18 | 2003-04-29 | Paratek Microwave, Inc. | RF/microwave tunable delay line |
US6404614B1 (en) * | 2000-05-02 | 2002-06-11 | Paratek Microwave, Inc. | Voltage tuned dielectric varactors with bottom electrodes |
US6514895B1 (en) * | 2000-06-15 | 2003-02-04 | Paratek Microwave, Inc. | Electronically tunable ceramic materials including tunable dielectric and metal silicate phases |
US6590468B2 (en) * | 2000-07-20 | 2003-07-08 | Paratek Microwave, Inc. | Tunable microwave devices with auto-adjusting matching circuit |
US6538603B1 (en) * | 2000-07-21 | 2003-03-25 | Paratek Microwave, Inc. | Phased array antennas incorporating voltage-tunable phase shifters |
US6377440B1 (en) * | 2000-09-12 | 2002-04-23 | Paratek Microwave, Inc. | Dielectric varactors with offset two-layer electrodes |
US6492883B2 (en) * | 2000-11-03 | 2002-12-10 | Paratek Microwave, Inc. | Method of channel frequency allocation for RF and microwave duplexers |
US20020118081A1 (en) * | 2000-11-14 | 2002-08-29 | Xiao-Peng Liang | Hybrid resonator microstrip line filters |
US6597265B2 (en) * | 2000-11-14 | 2003-07-22 | Paratek Microwave, Inc. | Hybrid resonator microstrip line filters |
US20020165080A1 (en) * | 2001-01-24 | 2002-11-07 | Sengupta Louise C. | Electronically tunable, low-loss ceramic materials including a tunable dielectric phase and multiple metal oxide phases |
US20020149448A1 (en) * | 2001-04-11 | 2002-10-17 | Toncich Stanley S. | Low-loss tunable ferro-electric device and method of characterization |
US20030022030A1 (en) * | 2001-04-13 | 2003-01-30 | Wontae Chang | Strain-relieved tunable dielectric thin films |
US6689681B2 (en) * | 2001-04-13 | 2004-02-10 | Fujitsu Limited | Semiconductor device and a method of manufacturing the same |
US6535076B2 (en) * | 2001-05-15 | 2003-03-18 | Silicon Valley Bank | Switched charge voltage driver and method for applying voltage to tunable dielectric devices |
US6717266B1 (en) * | 2002-06-18 | 2004-04-06 | Advanced Micro Devices, Inc. | Use of an alloying element to form a stable oxide layer on the surface of metal features |
US7048992B2 (en) * | 2003-02-05 | 2006-05-23 | Paratek Microwave, Inc. | Fabrication of Parascan tunable dielectric chips |
Also Published As
Publication number | Publication date |
---|---|
WO2004073098A3 (en) | 2005-01-27 |
US20040227228A1 (en) | 2004-11-18 |
WO2004073098A2 (en) | 2004-08-26 |
US7048992B2 (en) | 2006-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4827326A (en) | Integrated circuit having polyimide/metal passivation layer and method of manufacture using metal lift-off | |
EP0083397B1 (en) | Methods of forming electronic microcircuits | |
KR100779869B1 (en) | Electronic component and method of manufacture | |
US20060189039A1 (en) | Fabrication of parascan tunable dielectric chips | |
GB2378578A (en) | Semiconductor device encapsulation | |
US7931973B2 (en) | Manufacturing method of metal structure in multi-layer substrate and structure thereof | |
US4490457A (en) | Cold/dry substrate treatment technique which improves photolithographic limits of resolution and exposure tolerance | |
KR100401516B1 (en) | Method of fabricating package having runner metal | |
KR100495932B1 (en) | Film Carrier Tape and Method of fabricating the same | |
JP2003330161A (en) | Manufacturing method of electronic part and electronic part using the manufacturing method | |
KR100265991B1 (en) | Manufacture of semiconductor device | |
JPH04316339A (en) | Manufacture of semiconductor device | |
KR920002026B1 (en) | Metal layer connecting method using multi-layer photolithographic technics | |
JPH07147363A (en) | Manufacture of lead frame | |
JPS61137345A (en) | Manufacture of semiconductor device | |
JPH06104315A (en) | Semiconductor package and its manufacture | |
JPH06112356A (en) | Film multilayer circuit board fitted with bump | |
JPS5984550A (en) | Manufacture of semiconductor device | |
JPH06275730A (en) | Forming method for multilayer interconnection | |
JPH02151052A (en) | Manufacture of semiconductor device | |
JPS59127850A (en) | Manufacture of semiconductor device | |
JPH0342498B2 (en) | ||
JPS62281328A (en) | Manufacture of semiconductor device | |
JPS63211741A (en) | Manufacture of semiconductor device | |
KR19980056154A (en) | Compound Semiconductor Manufacturing Method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: RESEARCH IN MOTION RF, INC., DELAWARE Free format text: CHANGE OF NAME;ASSIGNOR:PARATEK MICROWAVE, INC.;REEL/FRAME:028686/0432 Effective date: 20120608 |
|
AS | Assignment |
Owner name: BLACKBERRY LIMITED, ONTARIO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RESEARCH IN MOTION CORPORATION;REEL/FRAME:030909/0933 Effective date: 20130710 Owner name: RESEARCH IN MOTION CORPORATION, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RESEARCH IN MOTION RF, INC.;REEL/FRAME:030909/0908 Effective date: 20130709 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BLACKBERRY LIMITED;REEL/FRAME:052095/0443 Effective date: 20200228 |