US20060192249A1 - Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same - Google Patents
Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same Download PDFInfo
- Publication number
- US20060192249A1 US20060192249A1 US11/396,488 US39648806A US2006192249A1 US 20060192249 A1 US20060192249 A1 US 20060192249A1 US 39648806 A US39648806 A US 39648806A US 2006192249 A1 US2006192249 A1 US 2006192249A1
- Authority
- US
- United States
- Prior art keywords
- region
- transistor
- gate electrode
- semiconductor device
- channel region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 154
- 230000005669 field effect Effects 0.000 title description 13
- 239000004065 semiconductor Substances 0.000 claims abstract description 204
- 230000002093 peripheral effect Effects 0.000 claims abstract description 41
- 230000006870 function Effects 0.000 claims abstract description 11
- 239000000758 substrate Substances 0.000 claims description 77
- 239000000463 material Substances 0.000 claims description 53
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 28
- 229910052751 metal Inorganic materials 0.000 claims description 22
- 239000002184 metal Substances 0.000 claims description 22
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 20
- 229920005591 polysilicon Polymers 0.000 claims description 20
- 238000002955 isolation Methods 0.000 claims description 18
- 238000005530 etching Methods 0.000 claims description 16
- 239000012212 insulator Substances 0.000 claims description 16
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 14
- 230000000694 effects Effects 0.000 claims description 13
- 230000015572 biosynthetic process Effects 0.000 abstract description 11
- 239000010410 layer Substances 0.000 description 264
- 230000008569 process Effects 0.000 description 42
- 239000007772 electrode material Substances 0.000 description 20
- 125000006850 spacer group Chemical group 0.000 description 17
- 238000005468 ion implantation Methods 0.000 description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 15
- 229910052814 silicon oxide Inorganic materials 0.000 description 13
- 239000011810 insulating material Substances 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 12
- 229910021332 silicide Inorganic materials 0.000 description 11
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 10
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- 230000003647 oxidation Effects 0.000 description 8
- 238000007254 oxidation reaction Methods 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000011049 filling Methods 0.000 description 7
- 229910052721 tungsten Inorganic materials 0.000 description 6
- 244000208734 Pisonia aculeata Species 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 4
- 238000007669 thermal treatment Methods 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052718 tin Inorganic materials 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 210000000746 body region Anatomy 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- UPSOBXZLFLJAKK-UHFFFAOYSA-N ozone;tetraethyl silicate Chemical compound [O-][O+]=O.CCO[Si](OCC)(OCC)OCC UPSOBXZLFLJAKK-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 229960002050 hydrofluoric acid Drugs 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000007736 thin film deposition technique Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Thin Film Transistor (AREA)
- Semiconductor Memories (AREA)
Abstract
In semiconductor devices, and methods of formation thereof, both planar-type memory devices and vertically oriented thin body devices are formed on a common semiconductor layer. In a memory device, for example, it is desirable to have planar-type transistors in a peripheral region of the device, and vertically oriented thin body transistor devices in a cell region of the device. In this manner, the advantageous characteristics of each type of device can be applied to appropriate functions of the memory device.
Description
- This application is a continuation-in-part application of U.S. Ser. No. 10/945,246, filed Sep. 20, 2004, and further claims priority under 35 U.S.C. §119 to Korean Patent Application 10-2005-0029721 filed on Apr. 9, 2005, the entire contents of each being incorporated herein by reference.
- The present invention relates to semiconductor devices, and more specifically, to thin body transistors and methods for fabricating the same.
- In recent years, semiconductor devices have become highly integrated to achieve a combination of high-performance, high-speed, and economic efficiency. However, as semiconductor devices become more highly integrated, a variety of operational and structural problems may arise. For example, as the channel length of a typical planar field effect transistor becomes shorter, short channel effects, such as punch-through, may occur, parasitic capacitance, for example junction capacitance, between junction regions and the substrate may be increased, and leakage current may be increased.
- To address some of the above problems, thin-body field effect transistors using silicon-on-insulator (SOI) technology have been proposed. However, such devices may be susceptible to floating body effects, which may be caused by heat generated during device operation and/or an accumulation of high-energy hot carriers. In addition, a back bias voltage cannot be applied to compensate for changes in threshold voltage because of the insulator layer, so device performance may be affected. Also, problems associated with stress due to differences in thermal expansion coefficients between the substrate and the insulating layer may occur. Furthermore, since SOI field effect transistor technology may require connecting two substrates, processing costs may be increased and fabrication may become relatively complicated.
- According to some embodiments of the present invention, a field-effect transistor on an active region of a semiconductor substrate may include a vertically protruding thin-body portion of the semiconductor substrate and a vertically oriented gate electrode at least partially inside a cavity defined by opposing sidewalls of the vertically protruding portion of the substrate. In further embodiments, the transistor may include an insulating layer surrounding an upper portion of the vertically oriented gate electrode, and a laterally oriented gate electrode on the insulating layer and connected to a top portion of the vertically oriented gate electrode. The vertically oriented gate electrode may be formed of silicide, and the laterally oriented gate electrode may be formed of one of polysilicon, metal, and metal silicide. In addition, the laterally oriented gate electrode may have a width that is greater than a width of the vertically oriented gate electrode. The transistor may also include spacers surrounding the upper portion of the vertically oriented gate electrode between the vertically oriented gate electrode and the insulating layer.
- In other embodiments, the transistor may include a lower insulating layer inside the cavity between a bottom portion of the vertically oriented gate electrode and the substrate. Also, the vertically oriented gate electrode may have a lower portion inside the cavity and an upper portion outside the cavity, wherein the upper portion has a width greater than a width of the lower portion.
- In some embodiments according to the present invention, a field effect transistor in a non-volatile EPROM may include a T-shaped gate electrode having a lateral portion on a top surface of a semiconductor substrate and having a vertical portion at least partially inside a cavity defined by opposing sidewalls of a vertically protruding portion of the substrate. In other embodiments, the T-shaped gate electrode may be a first T-shaped gate electrode and the cavity may be a first cavity. The transistor may further include a second T-shaped gate electrode having a lateral portion on a top surface of the substrate and having a vertical portion at least partially inside a second cavity defined by opposing sidewalls of the vertically protruding portion of the substrate. The lateral portion of the second T-shaped gate electrode may be substantially parallel to the lateral portion of the first T-shaped gate electrode, and the vertical portion of the second T-shaped gate electrode may be substantially parallel to the vertical portion of the first T-shaped gate electrode.
- In additional embodiments, a field effect transistor in a non-volatile EPROM may include a vertically extending gate electrode at least partially surrounded by a thin-body portion of a semiconductor substrate where a channel is to be formed.
- In yet other embodiments, a field effect transistor in a non-volatile EPROM may include a U-shaped thin-body portion of a semiconductor substrate where a channel is to be formed and a vertically extending gate electrode on opposing inner sidewalls of the U-shaped portion of the substrate.
- According to further embodiments of the present invention, a method of forming a field effect transistor on an active region of a semiconductor substrate may include forming a cavity in a vertically protruding thin-body portion of the substrate, and filling the cavity to form a vertically oriented gate electrode having at least a lower portion inside the cavity. The cavity may be defined by opposing sidewalls of the vertically protruding portion of the substrate.
- In some embodiments, the method may include forming an insulating layer surrounding an upper portion of the vertically oriented gate electrode, and forming a laterally oriented gate electrode on the insulating layer. The laterally oriented gate electrode may be connected to a top portion of the vertically oriented gate electrode. In other embodiments, the vertically oriented gate electrode and the laterally oriented gate electrode may be formed simultaneously.
- In further embodiments, filling the cavity may include filling the cavity in the vertically protruding portion of the substrate with polysilicon, forming a heat-resistant metal layer on the surface of the substrate, and applying a thermal treatment process to the substrate to form a vertically oriented gate electrode having at least a lower portion inside the cavity. Filling the cavity may further include controlling a thickness of the heat resistant metal layer and the duration of the thermal treatment process to form the vertically oriented gate electrode in the cavity.
- In some embodiments, the method may include forming spacers on the substrate before forming the cavity in the channel region to control a width of the channel region. The method may further include forming a lower insulating layer in the cavity between a bottom of the vertically oriented gate electrode and the substrate. In addition, the method may include performing an ion implantation process after forming the insulating layer.
- In other embodiments, a method of forming a field effect transistor in a non-volatile EPROM may include forming a T-shaped gate electrode having a lateral portion on a top surface of a semiconductor substrate and having a vertical portion at least partially inside a cavity defined by opposing sidewalls of the substrate.
- In certain applications of the vertically oriented thin body transistor, it is beneficial to have both planar-type memory devices and vertically oriented thin body devices formed on the same semiconductor layers. In a memory device, for example, it is desirable to have planar-type transistors in a peripheral region of the device, and vertically oriented thin body transistor devices in a cell region of the device. In this manner, the advantageous characteristics of each type of device can be applied to appropriate functions of the memory device.
- In another aspect, the present invention is directed to semiconductor device. The semiconductor device comprises: a semiconductor layer and a first transistor in a first region of the semiconductor layer. The first transistor comprises: a gate electrode that extends into the semiconductor layer in a vertical direction; a source region and a drain region in the semiconductor layer arranged at opposite sides of the gate electrode in a horizontal direction; and a lateral channel region of the semiconductor layer at a side of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region. A second transistor is also formed in a second region of the semiconductor layer, the second transistor comprising a planar transistor.
- In one embodiment, the second planar transistor comprises: a gate electrode on the gate insulating layer; and a source region and a drain region in the semiconductor layer arranged on opposite sides of the gate electrode in a horizontal direction; and a second channel region in the semiconductor layer that lies below the gate electrode and not at a lateral side portion of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region.
- In another embodiment, the first region is a memory cell region of the semiconductor device and wherein the second region is a peripheral region of the semiconductor device.
- In another embodiment, the semiconductor device further comprises an isolation region between the first transistor and the second transistor. In another embodiment, the isolation region comprises a shallow trench isolation (STI) structure in the semiconductor layer.
- In another embodiment, the first transistor further includes a lower channel region that extends under the gate electrode between the source region and the drain region of the first transistor.
- In another embodiment, the semiconductor layer comprises a semiconductor substrate. In another embodiment, the semiconductor layer is one selected from the group consisting of SOI (silicon-on-insulator), SiGe (silicon germanium), and SGOI (silicon germanium on insulator) layers.
- In another embodiment, the lateral channel region is of a height in the vertical direction ranging between about 500 and 2000 Angstroms, for example, of a height in the vertical direction ranging between about 1000 and 1500 Angstroms.
- In another embodiment, the lateral channel region is of a thickness in the lateral direction less than about 200 Angstroms, for example, of a thickness in the lateral direction ranging between about 10 and 150 Angstroms.
- In another embodiment, the lateral channel region is of a thickness that is selected as a function of a desired threshold voltage of the first transistor.
- In another embodiment, the lateral channel region of the first transistor comprises a first lateral channel region and a second lateral channel region at opposite sides of the gate electrode, each extending in a horizontal direction between the source region and the drain region.
- In another embodiment, the semiconductor device further comprises a first gate dielectric between the gate electrode of the first transistor and the source and drain regions and between the gate electrode of the first transistor and the lateral channel region. In another embodiment, the semiconductor device further comprises a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different thickness than the first dielectric. In another embodiment, the semiconductor device further comprises a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different material than the first dielectric.
- In another embodiment, the gate electrode comprises a first portion that extends into the semiconductor layer in the vertical direction and a second portion that extends on the semiconductor layer in the horizontal or lateral directions. In another embodiment, the first portion is formed of a material that is different than the second portion. In another embodiment, the gate electrode has a T-shaped cross-section. In another embodiment, the material of the first portion has a direct effect on a threshold voltage of the first transistor. In another embodiment, the material of the first portion and the material of the second portion comprise metal and polysilicon respectively.
- In another embodiment, a threshold voltage of the first transistor and a threshold voltage of the second transistor are different.
- In another embodiment, the semiconductor device is a DRAM memory device and the threshold voltage of the first transistor is about 0.7 volts and the threshold voltage of the second transistor is in a range of about 0.3 volts to 0.7 volts.
- In another embodiment, the semiconductor device is an SRAM memory device and the threshold voltage of the first transistor is about 0.5 volts and the threshold voltage of the second transistor is about 0.7 volts.
- In another embodiment, two of the first transistors are located adjacent each other in the horizontal direction in the first region, and wherein the two first transistors share a common drain region.
- In another embodiment, an outer surface of the lateral channel region opposite the side of the gate electrode is adjacent an insulative region. In another embodiment, the insulative region comprises a trench isolation region.
- In another aspect, the present invention is directed to a method of forming a semiconductor device. A first transistor is provided in a first region of a semiconductor layer. A cavity is provided that extends in a vertical direction in the semiconductor layer. A first gate dielectric is provided at a lower portion and inner sidewalls of the cavity. A gate electrode is provided that fills a remaining portion of the cavity, the gate electrode extending in the vertical direction. A source region and a drain region are provided in the semiconductor layer that are arranged at opposite sides of the gate electrode in a horizontal direction. A lateral channel region of the semiconductor layer is provided at a side of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region. A second transistor is provided in a second region of the semiconductor layer, the second transistor comprising a planar transistor.
- In one embodiment, providing the second transistor comprises: providing a second gate dielectric on the semiconductor layer; providing a gate electrode on the second gate dielectric; and providing a first channel region in the semiconductor layer that lies below a gate electrode and not at a lateral side portion of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region.
- In another embodiment, the first region is a memory cell region of the semiconductor device and the second region is a peripheral region of the semiconductor device.
- In another embodiment, the method further comprises providing an isolation region between the first transistor and the second transistor.
- In another embodiment, the method further comprises providing in the first transistor a lower channel region that extends under the gate electrode between the source region and the drain region of the first transistor.
- In another embodiment, the semiconductor layer comprises a semiconductor substrate. In another embodiment, the semiconductor layer is one selected from the group consisting of SOI (silicon-on-insulator), SiGe (silicon germanium), and SGOI (silicon germanium on insulator) layers.
- In another embodiment, providing the lateral channel region provides a lateral channel region of a height in the vertical direction ranging between about 500 and 2000 Angstroms, for example, of a height in the vertical direction ranging between about 1000 and 1500 Angstroms.
- In another embodiment, providing the lateral channel region provides a lateral channel region of a thickness in the lateral direction less than about 200 Angstroms, for example, of a thickness in the lateral direction ranging between about 10 and 150 Angstroms.
- In another embodiment, the lateral channel region is of a thickness that is selected as a function of a desired threshold voltage of the first transistor.
- In another embodiment, the lateral channel region of the first transistor comprises a first lateral channel region and a second lateral channel region at opposite sides of the gate electrode, each extending in a horizontal direction between the source region and the drain region.
- In another embodiment, the method further comprises providing a first gate dielectric between the gate electrode of the first transistor and the source and drain regions and between the gate electrode of the first transistor and the lateral channel region.
- In another embodiment, the method further comprises providing a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different thickness than the first dielectric.
- In another embodiment, the method further comprises providing a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different material than the first dielectric.
- In another embodiment, providing the gate electrode comprises providing a first portion that extends into the semiconductor layer in the vertical direction and a second portion that extends on the semiconductor layer in the horizontal or lateral directions. In another embodiment, the first portion is formed of a material that is different than the second portion. In another embodiment, the gate electrode has a T-shaped cross-section. In another embodiment, the material of the first portion has a direct effect on a threshold voltage of the first transistor. In another embodiment, the material of the first portion and the material of the second portion comprise metal and polysilicon respectively.
- In another embodiment, a threshold voltage of the first transistor and a threshold voltage of the second transistor are different.
- In another embodiment, the semiconductor device is a DRAM memory device and the threshold voltage of the first transistor is about 0.7 volts and the threshold voltage of the second transistor is in a range of about 0.3 volts to 0.7 volts.
- In another embodiment, the semiconductor device is an SRAM memory device and the threshold voltage of the first transistor is about 0.5 volts and the threshold voltage of the second transistor is about 0.7 volts.
- In another embodiment, the method further comprises providing two of the first transistors located adjacent each other in the horizontal direction in the first region, and wherein the two first transistors share a common drain region.
- In another embodiment, an outer surface of the lateral channel region opposite the side of the gate electrode is adjacent an insulative region. In another embodiment, the insulative region comprises a trench isolation region.
- In another aspect, the present invention is directed to a method of forming a semiconductor device. The method includes defining a first active region and a second active region of a common semiconductor layer by using a first mask layer pattern and a second mask layer pattern respectively. The first mask layer pattern is etched in the first active region to reduce a width of the first mask layer pattern in a lateral direction by a first distance. A third mask layer is provided on the first active region to at least a level of the first mask layer pattern. The first mask layer pattern is removed in the first active region. A vertical opening is formed in a vertical direction of the semiconductor layer in the first active region using the third mask layer as an etch mask, sidewalls of the vertical opening having adjacent source and drain regions of the first active region in a horizontal direction and having at least one adjacent vertically oriented thin body channel region of the first active region along a sidewall of the vertical opening in the lateral direction. A first gate dielectric is provided on a bottom and the sidewalls of the vertical opening in the first active region. A first gate electrode is provided in a remaining portion of the opening on the gate dielectric in the first active region, to form a first transistor having the vertically oriented thin body channel region in the first active region. The second mask layer is removed to expose a surface of the semiconductor layer in the second active region. A second gate dielectric is provided on the semiconductor layer in the second active region. A second gate electrode is provided on the second gate dielectric in the second active region, to form a second transistor in the second active region, the second transistor comprising a planar transistor.
- In one embodiment, the method further comprises forming trenches in the semiconductor layer to define the first active region and the second active region. In another embodiment, the thickness of the vertically oriented thin body channel region is determined according to the first distance of the reduced width of the first mask layer pattern.
- In another embodiment, the vertically oriented thin body channel region is formed in the first active region of the semiconductor layer between one of the trenches and the vertical opening.
- In another embodiment, the method further comprises doping the vertically oriented thin body channel region to form a lateral channel region.
- In another embodiment, the method further comprises doping the first active region under the vertical opening to form a lower channel region.
- In another embodiment, the method further comprises doping the source and drain regions of the first active region.
- In another embodiment, the method further comprises forming a buffer layer on the first active region and the second active region between the semiconductor layer and the first mask pattern, and wherein the buffer layer protects an upper surface of the first active region during etching the first mask layer pattern.
- In another embodiment, etching the first mask layer pattern further comprises etching the first mask layer pattern in the second active region.
- In another embodiment, providing vertical openings comprises providing multiple vertical openings using the second mask layer as an etch mask.
- In another embodiment, providing the first gate electrode comprises providing a first portion that extends into the semiconductor layer in the vertical direction and providing a second portion that extends on the semiconductor layer in the horizontal or lateral directions and wherein the first portion is formed of a material that is different than the second portion.
- In another embodiment, the material of the first portion has a direct effect on a threshold voltage of the first transistor.
- In another embodiment, the material of the first portion and the material of the second portion comprise metal and polysilicon respectively.
- In another embodiment, the first active region is a memory cell region of the semiconductor device and wherein the second active region is a peripheral region of the semiconductor device.
- In another embodiment, the semiconductor layer comprises a semiconductor substrate.
- In another embodiment, the semiconductor layer is one selected from the group consisting of SOI (silicon-on-insulator), SiGe (silicon germanium), and SGOI (silicon germanium on insulator) layers.
- In another embodiment, the vertically oriented thin body channel region is of a thickness that is selected as a function of a desired threshold voltage of the first transistor.
- In another embodiment, the vertically oriented thin body channel region of the first transistor comprises a first lateral channel region and a second lateral channel region at opposite sides of the gate electrode in the lateral direction, each extending in a horizontal direction between the source region and the drain region.
- In another embodiment, the second gate dielectric is of a different thickness than the first gate dielectric.
- In another embodiment, the second gate dielectric is of a different material than the first gate dielectric.
- In another embodiment, a threshold voltage of the first transistor and a threshold voltage of the second transistor are different.
- In another embodiment, the method further comprises providing two of the first transistors located adjacent each other in the horizontal direction in the first region, and wherein the two first transistors share a common drain region.
- The foregoing and other objects, features and advantages of the invention will be apparent from the more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.
-
FIG. 1A is a perspective view of a semiconductor device according to some embodiments of the present invention; -
FIG. 1B is a cross-sectional view of a semiconductor device according to some embodiments of the present invention taken along line I-I inFIG. 1A ; -
FIG. 1C is a cross-sectional view of a semiconductor device according to some embodiments of the present invention taken along line II-II inFIG. 1A ; -
FIGS. 2A through 11A are perspective views illustrating methods for fabricating a semiconductor device according to some embodiments of the present invention shown inFIG. 1A ; -
FIGS. 2B through 11B are cross-sectional views illustrating methods for fabricating a semiconductor device according to some embodiments of the present invention corresponding toFIGS. 2A through 11A , taken along a line I-I inFIG. 1A ; -
FIGS. 2C through 11C are cross-sectional views illustrating methods for fabricating a semiconductor device according to some embodiments of the present invention corresponding toFIGS. 2A through 11A , taken along line II-II inFIG. 1A ; and -
FIGS. 12A through 19A are overhead views illustrating methods for fabricating a semiconductor device according to further embodiments of the present invention; -
FIGS. 12B through 19B are cross-sectional views illustrating methods for fabricating a semiconductor device according to some embodiments of the present invention corresponding toFIGS. 12A throughFIG. 19A , taken along line I-I inFIG. 12A ; and -
FIGS. 12C through 19C are cross-sectional views illustrating methods for fabricating a semiconductor device according to some embodiments of the present invention corresponding toFIGS. 12A throughFIG. 19A , taken along line II-II inFIG. 12A . -
FIG. 20 is a perspective view of another embodiment of a semiconductor device in accordance with the present invention.FIG. 21A is a top view of the semiconductor device ofFIG. 20 .FIG. 21B is a cross-sectional view of the semiconductor device ofFIG. 20 taken along line B-B′ inFIG. 20 .FIG. 21C is a cross-sectional view of the semiconductor device ofFIG. 20 taken along line C-C′ inFIG. 20 . -
FIGS. 22A through 32A are top views of a method for fabrication of the semiconductor device ofFIGS. 20 and 21 A through 21C.FIGS. 22B through 32B andFIGS. 22C through 32C are cross-sectional views corresponding toFIGS. 22A through 32A , taken along lines B-B′ and C-C′ of the semiconductor device ofFIG. 20 , respectively. -
FIG. 33 is a perspective view of another embodiment of a semiconductor device in accordance with the present invention.FIG. 34A is a top view of the semiconductor device ofFIG. 33 .FIG. 34B is a cross-sectional view of the semiconductor device ofFIG. 33 taken along line B-B′ inFIG. 33 .FIG. 34C is a cross-sectional view of the semiconductor device ofFIG. 33 taken along line C-C′ inFIG. 33 . -
FIGS. 35A through 38A are top views of a method for fabrication of the embodiment ofFIGS. 33 and 34 A through 34C.FIGS. 35B through 38B andFIGS. 35C through 38C are cross-sectional views corresponding toFIGS. 35A through 38A , taken along lines B-B′ and C-C′ inFIG. 33 , respectively. -
FIG. 39 is a perspective view of another embodiment of a semiconductor device in accordance with the present invention.FIG. 40A is a top view of the semiconductor device ofFIG. 39 .FIG. 40B is a cross-sectional view of the semiconductor device ofFIG. 39 taken along line B-B′ inFIG. 39 .FIG. 40C is a cross-sectional view of the semiconductor device ofFIG. 39 taken along line C-C′ inFIG. 39 . -
FIGS. 41A through 43A are top views of a method for fabrication of the embodiment ofFIGS. 39 and 40 A through 40C.FIGS. 41B through 43B andFIGS. 41C through 43C are cross-sectional views corresponding toFIGS. 41A through 43A , taken along lines B-B′ and C-C′ inFIG. 39 , respectively. - The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. It will be understood that when an element such as a layer, region or substrate is referred to as “under” another element, it can be directly under the other element or intervening elements may also be present. It will also be understood that the term “and/or” as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
- Furthermore, relative terms such as beneath may be used herein to describe one layer or region's relationship to another layer or region as illustrated in the Figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, layers or regions described as “beneath” other layers or regions would now be oriented “above” these other layers or regions. The term “beneath” is intended to encompass both above and beneath in this situation. Like numbers refer to like elements throughout.
- The terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used in the description of the invention and the appended claims, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Embodiments of the invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
- Unless otherwise defined, all terms used in disclosing embodiments of the invention, including technical and scientific terms, have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs, and are not necessarily limited to the specific definitions known at the time of the present invention being described. Accordingly, these terms can include equivalent terms that are created after such time. All publications, patent applications, patents, and other references mentioned herein are incorporated by reference in their entirety.
- The present invention relates to field effect transistors, and more specifically to thin body transistors without an SOI substrate. A conventional thin body transistor on an SOI substrate may have a horizontal channel, and may include a buried oxide layer (BOX), a thin body, and a gate electrode which are stacked in sequential order on the substrate. However, a thin body transistor according to some embodiments of the present invention has a vertical channel (i.e., a vertical thin body), and has a structure such that a portion of the gate electrode is vertically oriented to fill a region between portions of the vertical thin body (i.e., the gate electrode is surrounded by the vertical thin body). In other words, at least a portion of the vertically oriented gate electrode is inside a cavity within the thin body. In other embodiments, the gate electrode may include a horizontally or laterally oriented portion and a vertically oriented portion (forming the shape of a ‘T’), and the vertical thin bodies may surround the vertically oriented portion of the gate electrode.
- Vertical thin body transistors according to some embodiments of the present invention will now be described with reference to the accompanying drawings.
FIG. 1A is a perspective view illustrating a field effect transistor according to some embodiments of the present invention.FIGS. 1B and 1C are cross-sectional views illustrating the field effect transistor ofFIG. 1A , taken along lines I-I and II-II ofFIG. 1A . - Referring to
FIGS. 1A through 1C , a transistor according to some embodiments of the present invention includes agate line 130 and a vertically protrudingthin body portion 106 a of thesemiconductor substrate 100 where an inversion layer channel may be formed. Thegate line 130 includes a laterally orientedportion 128 and a vertically orientedportion 126, forming a T-shape. A first opening orcavity 116 is defined within the verticalthin body 106 a by opposing sidewalls of the vertically protruding portion of thesubstrate 100. In other words, the first opening orcavity 116 may be defined by a U-shaped portion of thesubstrate 100. Upper insulatinglayers thin body 106 a. The upper insulatinglayers second opening 114 aligned with the first opening orcavity 116. The upper insulatinglayer 108 a may be a device isolating layer. The vertically orientedportion 126 of thegate line 130 is at least partially surrounded by the verticalthin body 106 a and the upper insulatinglayers portion 126 of thegate line 130 fills the first opening orcavity 116 in the verticalthin body 106 a and thesecond opening 114 in the upper insulatinglayers portion 126 of thegate line 130 may be higher than the verticalthin body 106 a. Also, the upper portion of the vertically orientedportion 126 of thegate line 130 may have a width greater than a lower portion of the vertically orientedportion 126 of thegate line 130 inside the opening orcavity 116. The laterally orientedportion 128 of thegate line 130 covers the vertically orientedportion 126 of thegate line 130, and passes over a top surface of the upper insulatinglayers - The vertically oriented
portion 126 of thegate line 130 may be formed of silicide or polysilicon. The laterally orientedportion 128 of thegate line 130 may be formed of polysilicon, metal (such as tungsten) or silicide. Silicides include, for example, tungsten silicide, nickel silicide, titanium silicide, chrome silicide, etc. - In addition, the width of the laterally oriented
portion 128 of thegate line 130 is wider than that of vertically orientedportion 126 of thegate line 130. - A
gate insulating layer 120 is formed on the bottom and on inner sidewalls of the first opening orcavity 116. - In one embodiment, an optional lower
insulating layer 118 is formed between the bottom of the vertically extendingportion 126 of thegate line 130 and thegate insulating layer 120′ on a bottom of the first opening orcavity 116. In such a case, an upper region of thethin body 106 a adjacent to both sidewalls of the vertically extendingportion 126 of thegate line 130 provides a region where an inversion-layer channel may be formed when the transistor is disposed in a forward on-state mode of operation. However, an inversion-layer channel may not be formed at the lower portion of thethin body 106 a due to the lower insulatinglayer 118. - Now referring to
FIGS. 2A through 11A ,FIGS. 2B through 11B andFIGS. 2C through 11C , a method for fabricating semiconductor devices according to embodiments of the present invention illustrated inFIGS. 1A through 1C will be described.FIGS. 2B through 11B andFIGS. 2C through 11C are cross-sectional views corresponding toFIGS. 2A through 11A , taken along line I-I and line II-II inFIG. 1A , respectively. - Referring to
FIGS. 2A through 2C , amask pattern 102 is formed on asemiconductor substrate 100. The exposed substrate is then etched using themask pattern 102 as an etch mask to form atrench 104 and to define anactive region 106 where a thin-body channel region is to be formed. Although only one active region is illustrated, a plurality of active regions may be formed simultaneously in a predetermined arrangement on thesubstrate 100. In addition, even though a top portion of theactive region 106 is illustrated as rectangular, the top portion may be formed to various shapes. - The
mask pattern 102 may be formed by stacking a silicon oxide layer and a silicon nitride layer. In such a case, the silicon oxide layer may be formed by thermally oxidizing a substrate, and the silicon nitride layer may be formed using chemical vapor deposition (CVD). Referring toFIGS. 3A through 3C , a portion ofmask pattern 102 is removed to form ashrunken mask pattern 102 a, exposing anedge 106 se at the top surface of theactive region 106. The width ofedge 106 se may determine a width of the thin body (i.e., the width of the channel). In other words, a predetermined portion of themask pattern 102 may be removed to form a thin body portion of thesubstrate 100 having a desired thickness. For example, using an etchant, a portion of themask pattern 102 may be removed. A phosphoric acid solution may be used to remove the silicon nitride layer, and a fluoric acid solution may be used to remove the silicon oxide layer. Other etchants well known to those skilled in the art may also be used. - Referring to
FIGS. 4A through 4C , atrench 104 is filled with insulating material to form adevice isolating layer 108. More specifically, after the insulating material is formed to fill thetrench 104, the insulating material is removed until theshrunken mask pattern 102 a is exposed, for example, by a planarization process such as chemical-mechanical polishing (CMP). The insulating material may be silicon oxide. Although not illustrated in the drawings, a thermal oxidation process may be used to cure etching damage to the substrate, and a silicon nitride layer may be formed on inner sidewalls of the trench as an oxidation barrier layer prior to filling the trench with the insulating material. - Referring to
FIGS. 5A through 5C , thedevice isolating layer 108 and theshrunken mask pattern 102 a are patterned to form adummy gate line 110 over theactive region 106. More specifically, an etch mask (not shown) defining thedummy gate line 110 is formed on thedevice isolating layer 108 and theshrunken mask pattern 102 a. The portions of thedevice isolating layer 108 and theshrunken mask pattern 102 a that are exposed by the etch mask are etched until atop surface 106 sj of theactive region 106 is exposed. Thedummy gate line 110 comprises a patternedshrunken mask pattern 102 b and a patterneddevice isolating layer 108 a (i.e., a portion of thedevice isolating layer 108 extending over the active region 106). The source/drain regions for the transistor may be formed at the exposedtop portions 106 sj of theactive region 106 in a subsequent process. - After the etch mask for defining the
dummy gate line 110 is removed, an insulatinglayer 112 is formed to fill thespace 111 between thedummy gate lines 110, as illustrated inFIGS. 6A through 6C . More specifically, insulating material is formed on thesubstrate 100 over thedummy gate line 110 to fill thespace 111 between thedummy gate lines 110, and then a planarization process is performed until theshrunken mask pattern 102 b is exposed. The insulatinglayer 112 may be formed of silicon oxide. As such, theshrunken mask pattern 102 b portion of thedummy gate line 110 remains on the top surface of theactive region 106, surrounded by the patterneddevice isolating layer 108 a and the insulatinglayer 112. The insulatinglayer 112 may serve as a buffer layer in a subsequent ion-implantation process for forming source/drain regions. - Referring to
FIGS. 7A through 7C , theshrunken mask pattern 102 b portion of thedummy gate line 110 is removed after an ion-implantation process is performed. The insulatinglayer 112 and thedevice isolating layer 108 a thereby define asecond opening 114. Thesecond opening 114 exposes a portion of top surface of theactive region 106. - Referring to
FIGS. 8A through 8C , theactive region 106 exposed by thesecond opening 114 is etched to a predetermined depth to form a thin-body portion 106 a of thesubstrate 100 surrounding a first opening orcavity 116. In other words, the first opening orcavity 116 is defined within the verticalthin body 106 a by opposing sidewalls of the vertically protruding portion of thesubstrate 100. A width of the resultantthin body 106 a depends on the amount of themask pattern 102 that is removed. In other words, the amount of themask pattern 102 that is removed may be adjusted so that the thin body may be formed to a desired width. - The ion implantation process may optionally be performed after the
shrunken mask pattern 102 b is removed or after the first opening orcavity 116 is formed. - Referring to
FIGS. 9A through 9C ,gate insulating layers 120′ and 120 are formed in the first opening or cavity 116 (i.e., on a bottom 116 b and bothsidewalls 116 w of the first opening orcavity 116, respectively), and a lower insulatinglayer 118 is optionally formed on thegate insulating layer 120′ at the bottom 116 b of the first opening orcavity 116. The lowerinsulating layer 118 may fill a lower portion of the first opening orcavity 116. As such, a lower portion of the thinbody channel region 106 a may not serve as a channel due to the lower insulatinglayer 118. In other words, the lower insulatinglayer 118 may prevent an inversion layer channel from being formed in the lower portion of the thinbody channel region 106 a. The lowerinsulating layer 118 may be formed of a silicon nitride layer, a non-doped silicon layer or a silicon oxide layer. - More specifically, after forming the first opening or
cavity 116, a thermal oxidation process is performed to form asilicon oxide layer 120′ in the first opening or cavity 116 (i.e. on the sidewalls and the bottom of the first opening or cavity 116). A lower insulating material is then formed on the insulatinglayer 112, thedevice isolation layer 108 a, and thesilicon oxide layer 120′ in the first opening orcavity 116, so as to fill the first opening orcavity 116 and thesecond opening 114. Then, the lower insulating material is selectively removed (i.e. the lower insulating material is recessed in the first opening or cavity 116) to form a lower insulatinglayer 118 that fills a portion of the first opening orcavity 116. For example, an etch back process may be applied to selectively etch the lower insulating material to form the lower insulatinglayer 118 on the bottom of the first opening orcavity 116. Thesilicon oxide layer 120′ on the sidewalls of the first opening orcavity 116 exposed by the lower insulatinglayer 118 is then removed, leaving a portion of thesilicon oxide layer 120′ under the lower insulatinglayer 118. - Still referring to
FIGS. 9A through 9C , agate insulating layer 120 is formed on the exposed sidewalls of the first opening orcavity 116 in theactive region 106. Thegate insulating layer 120 may be formed by a thermal oxidation process. If the lowerinsulting layer 118 is formed of silicon oxide, thesilicon oxide layer 120′ on the sidewalls of the first opening orcavity 116 may be removed when the lower insulating material is recessed. - In other embodiments, the lower insulating
layer 118 is not formed on the bottom of the first opening orcavity 116. In such a case, a thermal oxidation process may be performed after forming the first opening orcavity 116 to form thegate insulating layer 120 on both sidewalls and the bottom of the first opening orcavity 116. - Referring to
FIGS. 10A through 10C , apolysilicon layer 122 is formed to fill the first opening orcavity 116 and thesecond opening 114, and a heat-resistant metal layer 124 is formed on an entire surface of the substrate. The heat-resistant metal layer 124 may include, for example, nickel, chrome, titanium, etc. - Referring to
FIGS. 11A through 11C , a thermal treatment process is applied to form a silicide layer in the first andsecond openings portion 126 of thegate line 130. The heat-resistant metal layer 124 is then removed. By controlling the thermal treatment process (e.g., the thickness of the heat-resistant metal layer 124, the duration of the process, etc.), the silicide layer may be formed only in the first opening orcavity 116, or in both the first andsecond openings - A conductive layer is then formed and patterned to form a laterally oriented
portion 128 of thegate line 130 as illustrated inFIGS. 1A through 1C . The conductive layer may be formed of polysilicon, heat-resistant metal, or tungsten. - An ion implantation process is performed to form source/drain regions in a subsequent process.
- In the above method, the silicide layer that forms the vertically oriented
portion 126 of thegate line 130 may be formed using chemical vapor deposition (CVD). More specifically, the gate insulating layer may first be formed, and then the silicide layer may be formed to fill the first and second openings using chemical vapor deposition. In alternate embodiments, thegate line 130 may be formed of polysilicon having a single layered structure. In such a case, a polysilicon layer is formed on thedevice isolating layer 108 a and the insulatinglayer 112 to fill the first andsecond openings gate line 130. - When the vertically oriented
portion 126 of thegate line 130 is formed of silicide, a potential advantage is that a gate doping process for forming a p-type transistor or an n-type transistor may not be required. - Referring now to
FIGS. 12A through 18A ,FIGS. 12B through 18B , andFIGS. 12C through 18C , methods of fabricating semiconductor devices according to further embodiments of the present invention will be described.FIGS. 12A through 18A are overhead views, andFIGS. 12B through 18B andFIGS. 12C through 18C are cross-sectional views corresponding toFIGS. 12A through 18A , taken along line I-I and line II-II inFIG. 12A , respectively. - First, referring to
FIGS. 12A through 12C , a substrate is etched to a predetermined depth to form a trench and to define anactive region 206 where a thin-body channel region is to be formed, using amask pattern 202 formed on thesubstrate 200 in a method similar to that explained with reference toFIGS. 2A through 2C . After the forming theactive region 206, adevice isolating layer 208 is formed, filling the trench and electrically insulating the active region. - Referring to
FIGS. 13A through 13C , thedevice isolating layer 208 and themask pattern 202 are patterned untiltop portions 206 sj of the active region are exposed, thereby forming dummy gate lines 210. The exposedtop portions 206 sj of theactive region 206 may be where source/drain regions may be formed in a subsequent process. - Referring to
FIGS. 14A through 14C , an insulatinglayer 212 is formed to fill a region between the dummy gate lines 210. As such, amask pattern 202 a portion of thedummy gate line 210 is surrounded by the insulatinglayer 212 and thedevice isolating layer 208 a, defined an “island” on theactive region 206. In such a case, the insulatinglayer 212 may serve as a buffer layer in a subsequent ion-implantation process for forming source/drain regions. - Referring to
FIGS. 15A through 15C , after the ion-implantation process is performed, theresidual mask pattern 202 a is removed to form asecond opening 214, exposing atop surface 206 s of theactive region 206. Thesecond opening 214 is defined by the insulatinglayer 212 and thedevice isolating layer 208 a. - As illustrated in
FIGS. 16A through 16C ,spacers 215 are then formed on sidewalls of thesecond opening 214, thereby reducing the size ofsecond opening 214 and forming a smallersecond opening 214′. The width of thespacers 215 determines the channel width (i.e., the width of thin body channel region) that will be formed in a subsequent process. Therefore, by adjusting the width ofspacers 215, the thin body channel region may be formed to a desired width. Thespacers 215 may be formed by forming a silicon nitride layer using a thin film deposition technique, and etching back the silicon nitride layer. Thespacers 215 may be formed of material having an etch selectivity with respect to silicon, such as silicon nitride or silicon oxide. - Referring to
FIGS. 17A through 17C , theactive region 206 exposed by the smallersecond opening 214′ is etched to a predetermined depth. As such, theactive region 206 includes a first opening orcavity 216, and athin body portion 206 a of thesubstrate 200 is formed. An ion implantation process may be performed after themask pattern 202 a is removed or after the first opening orcavity 216 is formed. - Referring to
FIGS. 18A through 18C , agate insulating layer 220 is formed onsidewalls 216 w and the bottom 216 b of the first opening orcavity 216. Thegate insulating layer 220 may be formed using a thermal oxidation process. - Next, referring to
FIGS. 19A through 19C , agate line 230 is formed. Thegate line 230 crosses over (i.e. is formed on top of) the insulatinglayer 212 and thedevice isolating layer 208 a, filling the first opening orcavity 216 and the smallersecond opening 214′. - In other embodiments according to the present invention, a lower insulating layer may be formed on the bottom of the first opening or
cavity 216. More specifically, after the first andsecond openings second openings cavity 216. The thermal oxide layer formed on the sidewalls of the first opening orcavity 216 is then removed, and a gate insulating layer is formed thereon. - According to embodiments of the present invention, a vertically oriented thin body transistor may be formed without using an SOI substrate, but instead using conventional trench isolation techniques. As compared with SOI substrate, the fabrication process can be simplified, costs can be reduced, and short channel effects can be reduced. In addition, floating body effects can be suppressed and a back bias voltage can be applied. Moreover, the size of the mask pattern or the width of the spacers may be controlled to form a vertically oriented thin body having a desired thickness.
- Based on the above discussion, a flash memory device according to embodiments of the present invention may have improved data loading speeds and reduced power loss with reduced current consumption, as input data may be selected through an I/O pad such that the data load path to be programmed may be enabled while the data load path to be erased may be disabled.
- In certain applications of the vertically oriented thin body transistor, it is beneficial to have both planar-type memory devices and vertically oriented thin body devices formed on the same substrate. In a memory device, for example, it is desirable to have planar-type transistors in a peripheral region of the device, and vertically oriented thin body transistor devices in a cell region of the device. In this manner, the advantageous characteristics of each type of device can be applied to appropriate functions of the memory device.
-
FIG. 20 is a perspective view of another embodiment of a semiconductor device in accordance with the present invention.FIG. 21A is a top view of the semiconductor device ofFIG. 20 .FIG. 21B is a cross-sectional view of the semiconductor device ofFIG. 20 taken along line B-B′ inFIG. 20 .FIG. 21C is a cross-sectional view of the semiconductor device ofFIG. 20 taken along line C-C′ inFIG. 20 . For the purpose of discussion below, in the perspective view ofFIG. 20 , the vertical direction is the direction of the Z axis, the horizontal direction is the direction of the X axis, and the lateral direction is the direction of the Y axis. - With reference to
FIGS. 20 and 21 A-21C, the semiconductor device according to this embodiment of the present invention includes vertically orientedthin body transistors 1096 formed in a first region of the device, and conventional planar-type transistors 1098 formed in a second region of the device. In one embodiment, the semiconductor device comprises a memory device, the first region comprises a cell region of the memory device and the second region comprises a peripheral region of the memory device. - Both the vertically oriented
thin body transistors 1096 formed in the cell region and theplanar transistors 1098 formed in the peripheral region reside on acommon semiconductor substrate 1105. In the cell region, a vertically oriented thin-body transistor 1096, for example of the type described above, is formed in accordance with the fabrication methods described above. - The vertically oriented thin-
body transistor 1096 includes a vertically orientedgate portion 1160 a that extends into a vertically oriented cavity formed in thesubstrate 1105. Source and drain regions S, D are formed on opposite sides of the vertically orientedgate portion 1160 a. Agate insulating layer 1150 is provided between the vertically orientedgate portion 1160 a and the body of thesubstrate 1105.Trench isolation regions 1125 define active regions therebetween. An upper insulatinglayer 1130 a lies on the resulting structure, and laterally orientedgate portions 1160 b reside on the upper insulating layer. Together, the vertically orientedgate portions 1160 a and the laterally orientedgate potions 1160 b form a T-shaped structure. The laterally orientedgate portions 1160 b, and other laterally orientedlines 1160 c serve as interconnect lines for the gates, and other regions, of the transistors in the cell region of the device. - In the peripheral region, a
planar transistor 1098 is provided. Theplanar transistor 1098 includes a laterally orientedgate portion 1160 b′ that extends in a lateral direction on thesubstrate 1105. Source and drain regions S′, D′ are formed on opposite sides of thegate 1160 b′, in anactive region 1110′ of thesubstrate 1105 defined between adjacenttrench isolation regions 1125. Agate insulating layer 1150 is provided between theconductive gate 1160 b′ and the body of thesubstrate 1105 above a channel region of the device between the source S′ and drain D′. An upper insulatinglayer 1130 a lies on thesubstrate 1105, andtrench isolation regions 1125. - In the vertically oriented
thin body transistors 1096 of the cell region, the vertically orientedportion 1160 a of the gate is at least partially surrounded by a verticalthin body 1110 a of thesubstrate 1105. The verticalthin body 1110 a forms a channel region of the device at front, rear, or both front and rear, sides of thegate 1160 a. The conductivity of the verticalthin body 1110 a is controlled in response to the level of charge residing in the vertically oriented portion of thegate 1160 a. These channel regions are referred to herein as a “lateral channel regions”. The thicknesses d1 of the verticalthin bodies 1110 a at the front and/or rear sides of thegate 1160 a control the dimensions of the lateral channel regions and therefore affect the operational characteristics of the resulting device. An additionaloptional channel region 1110 b is further provided in the substrate at a position below thegate 1160 a. This channel region is referred to herein as a “lower channel region”, and the operation of such a channel region is well-studied and documented in the literature. For example, this lower channel region operates much in the same way as a channel region of a recessed channel array transistor (RCAT) type device that includes a trench-style gate electrode, such as that disclosed in U.S. Pat. No. 6,063,669. - Now, referring to
FIGS. 22A through 32A ,FIGS. 22B through 32B andFIGS. 22C through 32C , a method for fabricating semiconductor devices according to the embodiment of the present invention illustrated inFIGS. 20 and 21 A through 21C will be described.FIGS. 22A through 32A are top views of a method for fabrication of the embodiment ofFIGS. 20 and 21 A through 21C.FIGS. 22B through 32B andFIGS. 22C through 32C are cross-sectional views corresponding toFIGS. 22A through 32A , taken along lines B-B′ and C-C′ inFIG. 20 , respectively. - Referring to
FIGS. 22A through 22C , a buffer layer is provided on asemiconductor substrate 1105. In one embodiment, the buffer layer comprises a buffer oxide, for example SiO2, formed to a thickness of 100-500 Angstroms using thermal oxidation. A first mask layer is provided on the buffer layer. In one embodiment, the first mask layer comprises a hard mask layer formed of SiN to a thickness of 800-2000 Angstroms using chemical vapor deposition (CVD). The hard mask layer and buffer layer are patterned and etched to form a hardmask layer pattern 1115, abuffer layer pattern 1113, andtrenches 1120 that defineactive regions semiconductor substrate 1105 in both the cell region and the peripheral region of the device. In one embodiment, the trenches are formed to a depth of 1500-3500 Angstroms. In alternative embodiments, the semiconductor substrate can comprise a semiconductor layer, for example a silicon on insulator (SOI) layer, a silicon germanium layer (SiGe) or a silicon germanium on insulator (SGOI) layer. - Referring to
FIGS. 23A through 23C , a portion of thefirst mask pattern 1115 is removed in a “pull-back” process to form a second, shrunken,mask pattern 1115 a in both cell regions and peripheral regions of the device. In one example, the pull-back process is performed using phosphoric acid H3PO4, in an isotropic etch procedure or a blanket etch procedure. During the pull-back procedure, thebuffer layer pattern 1113 protects the underlying substrate from being etched. In one example, the pull-back operation is performed using an isotropic etch at a low temperature of 60-80 C, for example, 70 C and at a low etch rate. The degree of etch controls the width d1 of the removed portion at front and rear sides of thesecond mask pattern 1115 a (seeFIG. 23C ). The resulting width d1 directly defines the thickness of thelateral channel regions 1110 a of the resulting device, as described above. - Referring to
FIGS. 24A through 24C , a deposition of insulative material is made in both cell regions and peripheral regions of the device to form shallow trench isolation (STI)structures 1125 in thetrenches 1120 between theactive regions second mask pattern 1115 a. Planarization is then performed on the resulting structure, for example using Chemical-mechanical polishing (CMP) or an etch-back process, using the hard mask of thesecond mask pattern 1115 a as an etch stop layer, so that an upper portion ofinsulative material 1125 b is level with an upper portion of thesecond mask pattern 1115 a. - Referring to
FIGS. 25A through 25C , thesecond mask pattern 1115 a andinsulative material 1125 b are etched in the cell region a second time to form athird mask pattern 1115 b and a secondinsulative material pattern 1125 a. The underlyingbuffer layer pattern 1113 is likewise etched to form a secondbuffer layer pattern 1113 b. The etching procedure is performed, in one example, using standard photolithography techniques and a dry etching process. The etch rate is preferably controlled so that the etch rates of theinsulative material 1125 b and the portions of thehard mask 1115 a that are to be removed are about the same. In one embodiment, the etch procedure is performed until a top of thesubstrate 1105 is exposed, as shown inFIGS. 25A through 25C . However, this approach can result in surface damage to an upper surface of the exposed substrate, in which case a high-temperature treatment of hydrogen gas can be applied to repair the top surface. In another embodiment, the etch procedure is performed to a level of about nearly the bottom of thehard mask pattern 1115 b. In this approach, thebuffer layer 1113 remains on the substrate to prevent the underlying surface of the substrate from becoming damaged during subsequent layer deposition and removal procedures. - Referring to
FIGS. 26A through 26C , a deposition of insulative material is made to coat the resulting structure in both cell regions and peripheral regions of the device. In one example a deposition of high density plasma (HDP) oxide or O3 TEOS is made to a level above thethird mask pattern 1115 b. Planarization is then performed on the resulting structure, for example using chemical-mechanical polishing (CMP) or an etch-back process, using the hard mask of thethird mask pattern 1115 b as an etch stop to result in formation of a secondinsulative material layer 1130, an upper portion of which is level with an upper portion of thethird mask pattern 1115 b in both cell regions and peripheral regions of the device. - Referring to
FIGS. 27A through 27C , asecond mask layer 1135 is formed in the peripheral region of the device. Thesecond mask layer 1135 comprises photoresist material or a suitable hard mask material. Thethird pattern 1115 b of the first mask layer and the underlyingbuffer layer pattern 1113 b are next removed in the cell region. In one example, this removal process is performed using phosphoric acid to remove the SiNhard mask pattern 1115 b and a hydrofluoric solution to remove the underlying oxidebuffer layer pattern 1113 b. - Referring to
FIGS. 28A through 28C , theactive region 1110 of the cell region is next etched to a predetermined depth, for example to a depth ranging between about 500 and 2000 Angstroms, and preferably ranging between 1000 and 1500 Angstroms. Vertically orientedopenings 1140 are thereby formed that have thin-body portions 1110 a at front and rear sides that are formed by vertically protruding portions of thesubstrate 1105. As described above, the thin-body portions 1110 a will serve the function of channel regions of the device, the thickness of which is an important parameter in determining the resulting operational characteristics of the device. As described above, the thickness of thethin body portions 1110 a is a direct result of the depth d1 of the amount of reduction of thefirst mask pattern 1115 a during the pull-back procedure, as shown and described above with reference toFIGS. 23A through 23C . In one example, the maximum thickness of the thin-body portions 1110 a is controlled to be less than 400 Angstroms, and preferably, ranging between 30 and 150 Angstroms. By controlling the thickness of the thin-body portions 1110 a in this manner, the diffusion of impurities from later-formed adjacent source and drain regions is minimized, and therefore the short channel effect is mitigated. - Upon formation of the vertically oriented
openings 1140, and thin-body portions 1110 a, channel region ion implantation is performed in the cell region of the device to form channel regions in the thin-body portions 1110 a and in the region below thelower portion 1110 b of the vertically orientedopenings 1140. - Referring to
FIGS. 29A through 29C , thesecond mask layer 1135 is removed in the peripheral region, and a third mask layer is applied to the cell region. An example of a mask layer applied to the cell region is shown inFIGS. 36A through 36C . In one example, the third mask layer comprises a photoresist layer. Thethird pattern 1115 b of the first mask layer and the underlyingbuffer layer pattern 1113 b are removed in the peripheral region. In one example, this removal process is performed using phosphoric acid to remove the SiNhard mask pattern 1115 b and a hydrofluoric solution to remove the underlying oxidebuffer layer pattern 1113 b. Upon removal of thethird mask pattern 1115 b and thebuffer layer pattern 1113 b, channel region ion implantation is performed in the peripheral region of the device. - With reference to
FIGS. 30A through 30C , agate dielectric 1150 is next provided in both cell and peripheral regions of the resulting structure. In the cell region, thegate dielectric 1150 comprises afirst portion 1146 that is formed on the bottom of the vertically orientedopening 1140 and asecond portion 1144 that is formed on sidewalls of the vertically orientedopening 1140. In the peripheral region, thegate dielectric 1150 is formed on an exposed portion of the semiconductor substrateactive region 1110′. In one embodiment, thegate dielectric 1150 is formed in a selective growth process, on exposed portions of the semiconductor substrate, as shown inFIGS. 30A through 30C . In another embodiment, the gate dielectric is formed using atomic layer deposition as a layer that covers the entire resulting structure of the semiconductor device. - A gate
electrode material layer 1160 is next provided on the resulting structure. The gateelectrode material layer 1160 fills the vertically orientedopenings 1140 in the cell region, and the opening in theinsulative layer 1130 in the peripheral region. The gate electrode material layer comprises, for example, polysilicon, W, Pt, TiN, Ta, TaN, Cr, a combination or alloy thereof, or other suitable material. - With reference to
FIGS. 31A through 31C , the gateelectrode material layer 1160 is next patterned to form laterally orientedportions 1160 b of the gate electrodes in the cell regions, the laterally orientedgate electrodes 1160 b′ in the peripheral regions, and otherconductive lines 1160 c that form interconnects for the device. In one embodiment, patterning is performed by applying aSiN layer pattern 1165 on the gateelectrode material layer 1160, and etching the gateelectrode material layer 1160 using the SiN pattern as an etching mask. - With reference to
FIGS. 32A through 32C ,sidewall spacers 1171 are formed on the resulting structure by providing a dielectric layer on the resulting structure, and performing an anisotropic etch to form thespacers 1171. An ion implantation process is performed before or after formation of the spacers to form source and drain regions S, D using thegate electrodes conductive lines 1160 c, and associatedSiN layer pattern 1165, as an etch mask. In particular, during ion implantation, the presence of thelateral portions 1160 b of the gate electrodes prevents thethin body regions 1110 a from becoming implanted or doped. The source/drain regions are preferably formed to a depth ranging between about 400 and 800 Angstroms, to a depth less than the depth of the vertically oriented opening, in order to mitigate or prevent the short channel effect. - The method described above in connection
FIGS. 22 through 32 results in a semiconductor device configuration as shown and described inFIGS. 20 and 21 above. In particular, the semiconductor device according to this embodiment of the present invention includes vertically oriented thin-body transistors 1096 formed in a first region, for example a cell region, of the device, and conventional planar-type transistors 1098 formed in a second region, for example, a peripheral region, of the device. In this manner, the advantageous characteristics of each type of transistor can be applied to a region of the transistor where they are most applicable. -
FIG. 33 is a perspective view of another embodiment of a semiconductor device in accordance with the present invention.FIG. 34A is a top view of the semiconductor device ofFIG. 33 .FIG. 34B is a cross-sectional view of the semiconductor device ofFIG. 33 taken along line B-B′ inFIG. 33 .FIG. 34C is a cross-sectional view of the semiconductor device ofFIG. 33 taken along line C-C′ inFIG. 33 . - With reference to
FIGS. 33 and 34 A-34C, the semiconductor device according to this embodiment of the present invention includes vertically orientedthin body transistors 1096 formed in a first region of the device, and conventional planar-type transistors 1098 formed in a second region of the device. In one embodiment, the semiconductor device comprises a memory device, the first region comprises a cell region of the memory device and the second region comprises a peripheral region of the memory device. - The present embodiment is substantially similar in structure to that of the above embodiment of
FIGS. 20 and 21 and the method of formation thereof is substantially similar to that of the embodiment ofFIGS. 22 through 32 above. For this reason, a detailed discussion of similar portions of the embodiment and method of formation thereof will not be repeated here. In the present embodiment, however, the vertically orientedgate portions 1360 and laterally orientedgate portions 1380 a are not formed as a single, unitary, layer, as shown inFIG. 21C (vertical portion 1160 a andlateral portion 1160 b are unitary inFIG. 21C ), but rather are formed as independent portions, for example, as vertically orientedportion 1360 and laterally orientedportion 1380 a, at different times, and of different materials, for the reasons described below. - Now, referring to
FIGS. 35A through 38A ,FIGS. 35B through 38B andFIGS. 35C through 38C , a method for fabricating semiconductor devices according to the embodiment of the present invention illustrated inFIGS. 33 and 34 A through 34C will be described.FIGS. 35A through 38A are top views of a method for fabrication of the embodiment ofFIGS. 33 and 34 A through 34C.FIGS. 35B through 38B andFIGS. 35C through 38C are cross-sectional views corresponding toFIGS. 35A through 38A , taken along lines B-B′ and C-C′ inFIG. 33 , respectively. - The initial steps in the process for forming a semiconductor device in accordance with the present embodiment of the invention is substantially similar to those steps illustrated above with reference to
FIGS. 22 through 28 . For this reason, a detailed discussion of such steps will not be repeated here. - Referring to
FIGS. 35A through 35C , in this embodiment, thesecond mask layer 1135 remains in the peripheral region at this step. Agate dielectric 1350 is next provided in the cell region of the resulting structure. In the cell region, thegate dielectric 1350 comprises afirst portion 1146 that is formed on the bottom of the vertically orientedopenings 1140 and asecond portion 1144 that is formed on sidewalls of the vertically orientedopenings 1140. The gate dielectric can be formed using a selective growth process or as a layer on the resulting structure, as described above. - A first application of a gate electrode material layer is next provided on the resulting structure. The first application of the gate electrode material layer fills the vertically oriented
openings 1140 in the cell region to form a vertically orientedgate portion 1360 of the vertical gate. The first gateelectrode material layer 1360 comprises, for example, polysilicon, W, Pt, TiN, Ta, TaN, Cr, a combination or alloy thereof, or other suitable material, as described above. An etch procedure is applied to the first gate electrode material layer using the secondinsulative material layer 1130 as an etch stop. - With reference to
FIGS. 36A through 36C , the second mask layer 135 in the peripheral region is removed and athird mask layer 1365 is applied in the cell region. Thethird mask layer 1365 comprises, for example, an appropriate photoresist material or other suitable hard mask material. Thethird pattern 1115 b of the first mask layer and the underlyingbuffer layer pattern 1113 b are then removed in the peripheral region, in the manner described above. Ion implantation of the channel region is performed in the manner described above. - A
second gate dielectric 1370 is next provided on the exposed upper surface of theactive region 1110′ in the peripheral region of the resulting structure. Thesecond gate dielectric 1370 is formed for example, using a radical growth process. Other processes for forming thesecond gate dielectric 1370 are equally applicable to the present invention. Thesecond gate dielectric 1370 can be formed of a different material, to a different thickness, using a different process, than those of thefirst gate dielectric 1350 of the cell region. As a result, the characteristics of the transistors in the peripheral region and those in the cell region can be tailored to their specific needs. - With reference to
FIGS. 37A through 37C , thethird mask layer 1365 in the cell region is removed and a second gate electrode material layer is applied to the resulting structure. The second electrode material layer is patterned to form the laterally orientedsecond portions 1380 a of thevertical gates 1360 of the thin-body transistors in the cell region. Also formed at the same time areconductive lines 1380 b andgate 1380 a′ of the planar transistor in the peripheral region. In one embodiment, patterning is performed by applying aSiN layer pattern 1165 on the second gate electrode material layer 1380, and etching the gate electrode material layer 1380 using the SiN pattern as an etching mask. - With reference to
FIGS. 38A through 38C ,sidewall spacers 1171 are formed on the resulting structure by providing a dielectric layer on the resulting structure, and performing an anisotropic etch to form thespacers 1171. An ion implantation process is performed before or after formation of thespacers 1171 to form source and drain regions S, D using the,gate electrodes conductive lines 1160 c as an etch mask. - The method described above in connection
FIGS. 35 through 38 results in a semiconductor device configuration as described inFIGS. 33 and 34 above. In particular, this embodiment of the present invention provides vertically oriented thin-body transistors 1096 in the cell region that have multiple layer electrodes and conventionalplanar transistors 1098 in the peripheral region that have single layer electrodes. For example, in one embodiment, the firstconductive material layer 1360 comprises metal and the second conductive metal layer 1380 comprises polysilicon. In another embodiment, the firstconductive material layer 1360 comprises polysilicon and the second conductive material layer 1380 comprises metal. In another embodiment, the firstconductive material layer 1360 comprises metal of a first type and the second conductive material layer 1380 comprises metal of a second type. - The work function of the gate material is known to have a direct effect on the threshold voltage of the resulting transistor. Therefore, a gate material of the
vertical gate 1360 of the thin body transistors 1196 is selected that results in increased threshold voltage with low channel dopant concentration. In particular, in DRAM and SRAM devices, the desired threshold voltage of a cell region transistor is different than that of a peripheral region transistor. To achieve such a higher threshold voltage, the dopant concentration of the channel region can be increased. However, it is very difficult to precisely control the resulting threshold voltage of the transistor using impurity concentration, and this approach also results in degradation of the Q performance of the transistor, due to impurity scattering in the channel region. - In addition, this embodiment of the present
invention gate dielectric 1370 of the planar transistors in the peripheral region can be formed of a different material, to a different thickness, using a different process, than those of thegate dielectric 1350 of the vertically oriented thin body transistors of the cell region. As a result, the characteristics of the transistors in the peripheral region and those in the cell region can be tailored to their specific needs. - For example, in one example, the semiconductor device is a DRAM memory device and the threshold voltage of the vertically oriented thin-body transistors is about 0.7 volts and the threshold voltage of the planar transistors is in a range of about 0.3 volts to 0.7 volts. In another example, the semiconductor device is an SRAM memory device and the threshold voltage of the vertically oriented thin-body transistors is about 0.5 volts and the threshold voltage of the planar transistors is about 0.7 volts.
-
FIG. 39 is a perspective view of another embodiment of a semiconductor device in accordance with the present invention.FIG. 40A is a top view of the semiconductor device ofFIG. 39 .FIG. 40B is a cross-sectional view of the semiconductor device ofFIG. 39 taken along line B-B′ inFIG. 39 .FIG. 40C is a cross-sectional view of the semiconductor device ofFIG. 39 taken along line C-C′ inFIG. 39 . - With reference to
FIG. 40B , the semiconductor device according to this embodiment of the present invention includes agate dielectric insulative material layer 1130 on the substrate surface, as described above with reference toFIGS. 26A through 26C . - The present embodiment is substantially similar in structure to that of the above embodiment of
FIGS. 20 and 21 , and 33 and 34 and the method of formation thereof is substantially similar to that of the embodiment ofFIGS. 22 through 32 andFIGS. 35 through 38 above. For this reason, a detailed discussion of similar portions of the embodiment and method of formation thereof will not be repeated here. - Now, referring to
FIGS. 41A through 43A ,FIGS. 41B through 43B andFIGS. 41C through 43C , a method for fabricating semiconductor devices according to the embodiment of the present invention illustrated inFIGS. 39 and 40 A through 40C will be described.FIGS. 41A through 43A are top views of a method for fabrication of the embodiment ofFIGS. 39 and 40 A through 40C.FIGS. 41B through 43B andFIGS. 41C through 43C are cross-sectional views corresponding toFIGS. 41A through 43A , taken along lines B-B′ and C-C′ inFIG. 39 respectively. - Referring to
FIGS. 41A through 41C , in this embodiment, agate dielectric gate dielectric 1250 comprises afirst portion 1146 that is formed on the bottom of the vertically orientedopenings 1140, asecond portion 1144 that is formed on sidewalls of the vertically orientedopenings 1140, and athird portion 1142 that is formed on an upper surface of the exposed semiconductor substrateactive region 1110. The gate dielectric 1250′ is further formed in the peripheral region. The gate dielectric can be formed using a selective growth process or as a layer on the resulting structure, as described above. - With reference to
FIGS. 42A through 42C , a gateelectrode material layer 1260 is next provided on the resulting structure.Vertical portion 1260 a of the gateelectrode material layer 1260 fills the vertically orientedopenings 1140 in the cell region. The gateelectrode material layer 1260 comprises, for example, polysilicon, W, Pt, TiN, Ta, TaN, Cr, a combination or alloy thereof, or other suitable material, as described above. - With reference to
FIGS. 43A through 43C , the gateelectrode material layer 1260 is next patterned to form laterally orientedportions 1260 b of the gate electrodes in the cell regions, the laterally orientedgate electrodes 1260 b′ in the peripheral regions, and otherconductive lines 1260 c that form interconnects for the device. In one embodiment, patterning is performed by applying aSiN layer pattern 1265 on the gateelectrode material layer 1260, and etching the gateelectrode material layer 1260 using the SiN pattern as an etching mask. - Returning to
FIGS. 39 and 40 A through 40C,sidewall spacers 1171 are formed on the resulting structure by providing a dielectric layer on the resulting structure, and performing an anisotropic etch to form thespacers 1171. An ion implantation process is performed before or after formation of the spacers to form source and drain regions S, D using thegate electrodes conductive lines 1260 c as an etch mask. In particular, during ion implantation, the presence of thelateral portions 1260 b of the gate electrodes prevents thethin body regions 1110 a from becoming implanted or doped. - The method described above in connection
FIGS. 41 through 43 results in a semiconductor device configuration as described inFIGS. 39 and 40 above. In particular, this embodiment of the present invention reduces the number of processing steps required for fabrication. - While this invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made herein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (75)
1. A semiconductor device, comprising:
a semiconductor layer;
a first transistor in a first region of the semiconductor layer, the first transistor comprising:
a gate electrode that extends into the semiconductor layer in a vertical direction;
a source region and a drain region in the semiconductor layer arranged at opposite sides of the gate electrode in a horizontal direction; and
a lateral channel region of the semiconductor layer at a side of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region; and
a second transistor in a second region of the semiconductor layer, the second transistor comprising a planar transistor.
2. The semiconductor device of claim 1 wherein the second planar transistor comprising:
a gate electrode on the gate insulating layer;
a source region and a drain region in the semiconductor layer arranged on opposite sides of the gate electrode in a horizontal direction; and
a second channel region in the semiconductor layer that lies below the gate electrode and not at a lateral side portion of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region.
3. The semiconductor device of claim 1 wherein the first region is a memory cell region of the semiconductor device and wherein the second region is a peripheral region of the semiconductor device.
4. The semiconductor device of claim 1 further comprising an isolation region between the first transistor and the second transistor.
5. The semiconductor device of claim 4 wherein the isolation region comprises a shallow trench isolation (STI) structure in the semiconductor layer.
6. The semiconductor device of claim 1 wherein the first transistor further includes a lower channel region that extends under the gate electrode between the source region and the drain region of the first transistor.
7. The semiconductor device of claim 1 wherein the semiconductor layer comprises a semiconductor substrate.
8. The semiconductor device of claim 1 wherein the semiconductor layer is one selected from the group consisting of SOI (silicon-on-insulator), SiGe (silicon germanium), and SGOI (silicon germanium on insulator) layers.
9. The semiconductor device of claim 1 wherein the lateral channel region is of a height in the vertical direction ranging between about 500 and 2000 Angstroms.
10. The semiconductor device of claim 9 wherein the lateral channel region is of a height in the vertical direction ranging between about 1000 and 1500 Angstroms.
11. The semiconductor device of claim 1 wherein the lateral channel region is of a thickness in the lateral direction less than about 200 Angstroms.
12. The semiconductor device of claim 11 wherein the lateral channel region is of a thickness in the lateral direction ranging between about 10 and 150 Angstroms.
13. The semiconductor device of claim 1 wherein the lateral channel region is of a thickness that is selected as a function of a desired threshold voltage of the first transistor.
14. The semiconductor device of claim 1 wherein the lateral channel region of the first transistor comprises a first lateral channel region and a second lateral channel region at opposite sides of the gate electrode, each extending in a horizontal direction between the source region and the drain region.
15. The semiconductor device of claim 1 further comprising a first gate dielectric between the gate electrode of the first transistor and the source and drain regions and between the gate electrode of the first transistor and the lateral channel region.
16. The semiconductor device of claim 15 further comprising a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different thickness than the first dielectric.
17. The semiconductor device of claim 15 further comprising a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different material than the first dielectric.
18. The semiconductor device of claim 1 wherein the gate electrode comprises a first portion that extends into the semiconductor layer in the vertical direction and a second portion that extends on the semiconductor layer in the horizontal or lateral directions.
19. The semiconductor device of claim 18 wherein the first portion is formed of a material that is different than the second portion.
20. The semiconductor device of claim 18 wherein the material of the first portion has a direct effect on a threshold voltage of the first transistor.
21. The semiconductor device of claim 18 wherein the material of the first portion and the material of the second portion comprise metal and polysilicon respectively.
22. The semiconductor device of claim 1 wherein a threshold voltage of the first transistor and a threshold voltage of the second transistor are different.
23. The semiconductor device of claim 19 wherein the gate electrode has a T-shaped cross-section.
24. The semiconductor device of claim 1 wherein two of the first transistors are located adjacent each other in the horizontal direction-in the first region, and wherein the two first transistors share a common drain region.
25. The semiconductor device of claim 1 wherein an outer surface of the lateral channel region opposite the side of the gate electrode is adjacent an insulative region.
26. The semiconductor device of claim 25 wherein the insulative region comprises a trench isolation region.
27. A method of forming a semiconductor device, comprising:
providing a first transistor in a first region of a semiconductor layer, comprising:
providing a cavity that extends in a vertical direction in the semiconductor layer;
providing a first gate dielectric at a lower portion and inner sidewalls of the cavity;
providing a gate electrode that fills a remaining portion of the cavity, the gate electrode extending in the vertical direction;
providing a source region and a drain region in the semiconductor layer that are arranged at opposite sides of the gate electrode in a horizontal direction; and
providing a lateral channel region of the semiconductor layer at a side of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region; and
providing a second transistor in a second region of the semiconductor layer, the second transistor comprising a planar transistor.
28. The method of claim 27 wherein providing the second transistor comprises:
providing a second gate dielectric on the semiconductor layer;
providing a gate electrode on the second gate dielectric; and
providing a first channel region in the semiconductor layer that lies below a gate electrode and not at a lateral side portion of the gate electrode in a lateral direction that extends in the horizontal direction between the source region and the drain region.
29. The method of claim 27 wherein the first region is a memory cell region of the semiconductor device and wherein the second region is a peripheral region of the semiconductor device.
30. The method of claim 27 further comprising providing an isolation region between the first transistor and the second transistor.
31. The method of claim 27 further comprising providing in the first transistor a lower channel region that extends under the gate electrode between the source region and the drain region of the first transistor.
32. The method of claim 27 wherein the semiconductor layer comprises a semiconductor substrate.
33. The method of claim 27 wherein the semiconductor layer is one selected from the group consisting of SOI (silicon-on-insulator), SiGe (silicon germanium), and SGOI (silicon germanium on insulator) layers.
34. The method of claim 27 wherein providing the lateral channel region provides a lateral channel region that is of a height in the vertical direction ranging between about 500 and 2000 Angstroms.
35. The method of claim 27 wherein providing the lateral channel region provides a lateral channel region that is of a height in the vertical direction ranging between about 1000 and 1500 Angstroms.
36. The method of claim 27 wherein providing the lateral channel region provides a lateral channel region of a thickness in the lateral direction less than about 200 Angstroms.
37. The method of claim 27 wherein providing the lateral channel region provides a lateral channel region of a thickness in the lateral direction ranging between about 10 and 150 Angstroms.
38. The method of claim 27 wherein the lateral channel region is of a thickness that is selected as a function of a desired threshold voltage of the first transistor.
39. The method of claim 27 wherein the lateral channel region of the first transistor comprises a first lateral channel region and a second lateral channel region at opposite sides of the gate electrode, each extending in a horizontal direction between the source region and the drain region.
40. The method of claim 27 further comprising providing a first gate dielectric between the gate electrode of the first transistor and the source and drain regions and between the gate electrode of the first transistor and the lateral channel region.
41. The method of claim 40 further comprising providing a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different thickness than the first dielectric.
42. The method of claim 40 further comprising providing a second dielectric between a gate electrode and a channel region of the second transistor and wherein the second dielectric is of a different material than the first dielectric.
43. The method of claim 27 wherein providing the gate electrode comprises providing a first portion that extends into the semiconductor layer in the vertical direction and a second portion that extends on the semiconductor layer in the horizontal or lateral directions.
44. The method of claim 43 wherein the first portion is formed of a material that is different than the second portion.
45. The method of claim 44 wherein the material of the first portion has a direct effect on a threshold voltage of the first transistor.
46. The method of claim 43 wherein the material of the first portion and the material of the second portion comprise metal and polysilicon respectively.
47. The method of claim 27 wherein a threshold voltage of the first transistor and a threshold voltage of the second transistor are different.
48. The method of claim 27 wherein the gate electrode has a T-shaped cross-section.
49. The method of claim 27 further comprising providing two of the first transistors located adjacent each other in the horizontal direction in the first region, and wherein the two first transistors share a common drain region.
50. The method of claim 27 wherein an outer surface of the lateral channel region opposite the side of the gate electrode is adjacent an insulative region.
51. The method of claim 50 wherein the insulative region comprises a trench isolation region.
52. A method of forming a semiconductor device comprising
defining a first active region and a second active region of a common semiconductor layer by using a first mask layer pattern and a second mask layer pattern, respectively;
etching the first mask layer pattern in the first active region to reduce a width of the first mask layer pattern in a lateral direction by a first distance;
providing a third mask layer on the first active region to at least a level of the first mask layer pattern;
removing the first mask layer pattern in the first active region;
forming a vertical opening in a vertical direction of the semiconductor layer in the first active region using the third mask layer as an etch mask, sidewalls of the vertical opening having adjacent source and drain regions of the first active region in a horizontal direction and having at least one adjacent vertically oriented thin body channel region of the first active region along a sidewall of the vertical opening in the lateral direction;
providing a first gate dielectric on a bottom and the sidewalls of the vertical opening in the first active region;
providing a first gate electrode in a remaining portion of the opening on the gate dielectric in the first active region, to form a first transistor having the vertically oriented thin body channel region in the first active region;
removing the second mask layer to expose a surface of the semiconductor layer in the second active region;
providing a second gate dielectric on the semiconductor layer in the second active region; and
providing a second gate electrode on the second gate dielectric in the second active region, to form a second transistor in the second active region, the second transistor comprising a planar transistor.
53. The method of claim 52 wherein the thickness of the vertically oriented thin body channel region is determined according to the first distance of the reduced width of the first mask layer pattern.
54. The method of claim 52 further comprising forming trenches in the semiconductor layer to define the first active region and the second active region.
55. The method of claim 54 wherein the vertically oriented thin body channel region is formed in the first active region of the semiconductor layer between one of the trenches and the vertical opening.
56. The method of claim 52 further comprising doping the vertically oriented thin body channel region to form a lateral channel region.
57. The method of claim 52 further comprising doping the first active region under the vertical opening to form a lower channel region.
58. The method of claim 52 further comprising doping the source and drain regions of the first active region.
59. The method of claim 52 further comprising forming a buffer layer on the first active region and the second active region between the semiconductor layer and the first mask pattern, and wherein the buffer layer protects an upper surface of the first active region during etching the first mask layer pattern.
60. The method of claim 52 wherein etching the first mask layer pattern further comprises etching the first mask layer pattern in the second active region.
61. The method of claim 52 wherein providing vertical openings comprises providing multiple vertical openings using the second mask layer as an etch mask.
62. The method of claim 52 wherein providing the first gate electrode comprises providing a first portion that extends into the semiconductor layer in the vertical direction and providing a second portion that extends on the semiconductor layer in the horizontal or lateral directions and wherein the first portion is formed of a material that is different than the second portion.
63. The method of claim 62 wherein the first portion is formed of a material that is different than the second portion.
64. The method of claim 62 wherein the material of the first portion has a direct effect on a threshold voltage of the first transistor.
65. The method of claim 62 wherein the material of the first portion and the material of the second portion comprise metal and polysilicon respectively.
66. The method of claim 52 wherein the first gate electrode has a T-shaped cross-section.
67. The method of claim 52 wherein the first active region is a memory cell region of the semiconductor device and wherein the second active region is a peripheral region of the semiconductor device.
68. The method of claim 52 wherein the semiconductor layer comprises a semiconductor substrate.
69. The method of claim 52 wherein the semiconductor layer is one selected from the group consisting of SOI (silicon-on-insulator), SiGe (silicon germanium), and SGOI (silicon germanium on insulator) layers.
70. The method of claim 52 wherein the vertically oriented thin body channel region is of a thickness that is selected as a function of a desired threshold voltage of the first transistor.
71. The method of claim 52 wherein the vertically oriented thin body channel region of the first transistor comprises a first lateral channel region and a second lateral channel region at opposite sides of the gate electrode in the lateral direction, each extending in a horizontal direction between the source region and the drain region.
72. The method of claim 52 wherein the second gate dielectric is of a different thickness than the first gate dielectric.
73. The method of claim 52 wherein the second gate dielectric is of a different material than the first gate dielectric.
74. The method of claim 52 wherein a threshold voltage of the first transistor and a threshold voltage of the second transistor are different.
75. The method of claim 52 further comprising providing two of the first transistors located adjacent each other in the horizontal direction in the first region, and wherein the two first transistors share a common drain region.
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/396,488 US20060192249A1 (en) | 2004-09-20 | 2006-04-03 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
DE102006016550A DE102006016550B4 (en) | 2005-04-09 | 2006-04-07 | Field effect transistors with vertically oriented gate electrodes and method for producing the same |
DE102006062862A DE102006062862B4 (en) | 2005-04-09 | 2006-04-07 | Method for producing field-effect transistors with vertically oriented gate electrodes |
KR1020060031936A KR100752661B1 (en) | 2005-04-09 | 2006-04-07 | Field effect transistors with vertically oriented gate electrodes and method of fabricating the same |
TW095112561A TWI333242B (en) | 2004-09-20 | 2006-04-07 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
CN200610073547.XA CN1855495B (en) | 2005-04-09 | 2006-04-10 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
JP2006107587A JP2006295180A (en) | 2005-04-09 | 2006-04-10 | Field-effect transistor having perpendicular electrode and manufacturing method thereof |
US12/754,128 US8168492B2 (en) | 2003-09-19 | 2010-04-05 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/945,246 US7129541B2 (en) | 2003-09-19 | 2004-09-20 | Field effect transistors including vertically oriented gate electrodes extending inside vertically protruding portions of a substrate |
KR10-2005-0029721 | 2005-04-09 | ||
KR20050029721 | 2005-04-09 | ||
US11/396,488 US20060192249A1 (en) | 2004-09-20 | 2006-04-03 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/945,246 Continuation-In-Part US7129541B2 (en) | 2003-09-19 | 2004-09-20 | Field effect transistors including vertically oriented gate electrodes extending inside vertically protruding portions of a substrate |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/754,128 Division US8168492B2 (en) | 2003-09-19 | 2010-04-05 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060192249A1 true US20060192249A1 (en) | 2006-08-31 |
Family
ID=36931293
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/396,488 Abandoned US20060192249A1 (en) | 2003-09-19 | 2006-04-03 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
US12/754,128 Active US8168492B2 (en) | 2003-09-19 | 2010-04-05 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/754,128 Active US8168492B2 (en) | 2003-09-19 | 2010-04-05 | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US20060192249A1 (en) |
DE (1) | DE102006062862B4 (en) |
TW (1) | TWI333242B (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070252199A1 (en) * | 2006-04-28 | 2007-11-01 | Hynix Semiconductor Inc. | Semiconductor device having a recess channel transistor |
US20080012053A1 (en) * | 2006-07-13 | 2008-01-17 | Elpida Memory, Inc. | Method of manufacturing semiconductor device having trench-gate transistor |
US20080102578A1 (en) * | 2006-10-27 | 2008-05-01 | Till Schlosser | Manufacturing method for an integrated semiconductor structure |
US20080164522A1 (en) * | 2007-01-09 | 2008-07-10 | Elpida Memory, Inc. | Semiconductor device and manufacturing method thereof |
US20090111254A1 (en) * | 2007-10-24 | 2009-04-30 | Hynix Semiconductor, Inc. | Method for fabricating semiconductor device |
US20090267125A1 (en) * | 2007-09-28 | 2009-10-29 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
US20100221876A1 (en) * | 2003-09-19 | 2010-09-02 | Samsung Electronics Co., Ltd. | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
US20130214417A1 (en) * | 2012-02-21 | 2013-08-22 | Micron Technology, Inc. | Methods of forming a metal silicide region on at least one silicon structure |
US8766356B2 (en) | 2007-09-18 | 2014-07-01 | Samsung Electronics Co., Ltd. | Semiconductor devices having bit line insulating capping patterns and multiple conductive patterns thereon |
US20140284672A1 (en) * | 2006-03-02 | 2014-09-25 | Micron Technology, Inc. | Memory device comprising an array portion and a logic portion |
US20150171089A1 (en) * | 2011-02-21 | 2015-06-18 | Ps4 Luxco S.A.R.L. | Semiconductor device |
US20170229449A1 (en) * | 2015-12-09 | 2017-08-10 | International Business Machines Corporation | Vertical field-effect-transistors having multiple threshold voltages |
CN107799408A (en) * | 2016-08-29 | 2018-03-13 | 中芯国际集成电路制造(上海)有限公司 | The preparation method of semiconductor devices |
US10515801B2 (en) | 2007-06-04 | 2019-12-24 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101986435B (en) * | 2010-06-25 | 2012-12-19 | 中国科学院上海微系统与信息技术研究所 | Manufacturing method of metal oxide semiconductor (MOS) device structure for preventing floating body and self-heating effect |
KR101093246B1 (en) * | 2010-11-17 | 2011-12-14 | 주식회사 하이닉스반도체 | Semiconductor device and method of manufacturing the same |
US10090412B1 (en) | 2017-04-03 | 2018-10-02 | International Business Machines Corporation | Vertical transistor with back bias and reduced parasitic capacitance |
US11690216B2 (en) * | 2019-12-13 | 2023-06-27 | Micron Technology, Inc. | Structure to reduce bending in semiconductor devices |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5096845A (en) * | 1987-12-08 | 1992-03-17 | Mitsubishi Denki Kabushika Kaisha | Method of making field effect transistors in an inner region of a hole |
US5576227A (en) * | 1994-11-02 | 1996-11-19 | United Microelectronics Corp. | Process for fabricating a recessed gate MOS device |
US5614749A (en) * | 1995-01-26 | 1997-03-25 | Fuji Electric Co., Ltd. | Silicon carbide trench MOSFET |
US5744393A (en) * | 1994-10-20 | 1998-04-28 | Siemens Aktiengesellschaft | Method for production of a read-only-memory cell arrangement having vertical MOS transistors |
US5756385A (en) * | 1994-03-30 | 1998-05-26 | Sandisk Corporation | Dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
US6063669A (en) * | 1996-02-26 | 2000-05-16 | Nec Corporation | Manufacturing method of semiconductor memory device having a trench gate electrode |
US6093606A (en) * | 1998-03-05 | 2000-07-25 | Taiwan Semiconductor Manufacturing Company | Method of manufacture of vertical stacked gate flash memory device |
US6335247B1 (en) * | 2000-06-19 | 2002-01-01 | Infineon Technologies Ag | Integrated circuit vertical trench device and method of forming thereof |
US20020056884A1 (en) * | 2000-11-16 | 2002-05-16 | Baliga Bantval Jayant | Vertical power devices having deep and shallow trenches and methods of forming same |
US20020137271A1 (en) * | 2001-02-09 | 2002-09-26 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
US20030127425A1 (en) * | 2002-01-07 | 2003-07-10 | Hirohiko Nishiki | System and method for etching resin with an ozone wet etching process |
US20040026745A1 (en) * | 2002-06-24 | 2004-02-12 | Renesastechnology Corp. | Semiconductor device |
US20040150071A1 (en) * | 2002-12-27 | 2004-08-05 | Masaki Kondo | Double-gate structure fin-type transistor |
US20040222473A1 (en) * | 2003-04-15 | 2004-11-11 | Tomomitsu Risaki | Semiconductor device |
US20050032322A1 (en) * | 2003-08-05 | 2005-02-10 | Kim Sung-Min | Metal oxide semiconductor (MOS) transistors having three dimensional channels and methods of fabricating the same |
US20050062109A1 (en) * | 2003-09-19 | 2005-03-24 | Kim Sung-Min | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
US7087956B2 (en) * | 2000-12-14 | 2006-08-08 | Sony Corporation | Semiconductor device and it's manufacturing method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0312969A (en) | 1989-06-12 | 1991-01-21 | Nec Corp | Semiconductor device |
KR19980057003A (en) * | 1996-12-30 | 1998-09-25 | 김영환 | Semiconductor memory device and manufacturing method thereof |
US6194748B1 (en) * | 1999-05-03 | 2001-02-27 | Advanced Micro Devices, Inc. | MOSFET with suppressed gate-edge fringing field effect |
US20060192249A1 (en) * | 2004-09-20 | 2006-08-31 | Samsung Electronics Co., Ltd. | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
-
2006
- 2006-04-03 US US11/396,488 patent/US20060192249A1/en not_active Abandoned
- 2006-04-07 TW TW095112561A patent/TWI333242B/en active
- 2006-04-07 DE DE102006062862A patent/DE102006062862B4/en active Active
-
2010
- 2010-04-05 US US12/754,128 patent/US8168492B2/en active Active
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5096845A (en) * | 1987-12-08 | 1992-03-17 | Mitsubishi Denki Kabushika Kaisha | Method of making field effect transistors in an inner region of a hole |
US5756385A (en) * | 1994-03-30 | 1998-05-26 | Sandisk Corporation | Dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
US5744393A (en) * | 1994-10-20 | 1998-04-28 | Siemens Aktiengesellschaft | Method for production of a read-only-memory cell arrangement having vertical MOS transistors |
US5576227A (en) * | 1994-11-02 | 1996-11-19 | United Microelectronics Corp. | Process for fabricating a recessed gate MOS device |
US5614749A (en) * | 1995-01-26 | 1997-03-25 | Fuji Electric Co., Ltd. | Silicon carbide trench MOSFET |
US6063669A (en) * | 1996-02-26 | 2000-05-16 | Nec Corporation | Manufacturing method of semiconductor memory device having a trench gate electrode |
US6093606A (en) * | 1998-03-05 | 2000-07-25 | Taiwan Semiconductor Manufacturing Company | Method of manufacture of vertical stacked gate flash memory device |
US6335247B1 (en) * | 2000-06-19 | 2002-01-01 | Infineon Technologies Ag | Integrated circuit vertical trench device and method of forming thereof |
US20020056884A1 (en) * | 2000-11-16 | 2002-05-16 | Baliga Bantval Jayant | Vertical power devices having deep and shallow trenches and methods of forming same |
US7087956B2 (en) * | 2000-12-14 | 2006-08-08 | Sony Corporation | Semiconductor device and it's manufacturing method |
US20020137271A1 (en) * | 2001-02-09 | 2002-09-26 | Micron Technology, Inc. | Flash memory with ultra thin vertical body transistors |
US20030127425A1 (en) * | 2002-01-07 | 2003-07-10 | Hirohiko Nishiki | System and method for etching resin with an ozone wet etching process |
US20040026745A1 (en) * | 2002-06-24 | 2004-02-12 | Renesastechnology Corp. | Semiconductor device |
US6867455B2 (en) * | 2002-06-24 | 2005-03-15 | Renesas Technology Corp. | Semiconductor device with a metal insulator semiconductor transistor |
US20040150071A1 (en) * | 2002-12-27 | 2004-08-05 | Masaki Kondo | Double-gate structure fin-type transistor |
US20040222473A1 (en) * | 2003-04-15 | 2004-11-11 | Tomomitsu Risaki | Semiconductor device |
US20050032322A1 (en) * | 2003-08-05 | 2005-02-10 | Kim Sung-Min | Metal oxide semiconductor (MOS) transistors having three dimensional channels and methods of fabricating the same |
US20050062109A1 (en) * | 2003-09-19 | 2005-03-24 | Kim Sung-Min | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
US7129541B2 (en) * | 2003-09-19 | 2006-10-31 | Samsung Electronics Co., Ltd. | Field effect transistors including vertically oriented gate electrodes extending inside vertically protruding portions of a substrate |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8168492B2 (en) | 2003-09-19 | 2012-05-01 | Samsung Electronics Co., Ltd. | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
US20100221876A1 (en) * | 2003-09-19 | 2010-09-02 | Samsung Electronics Co., Ltd. | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same |
US20140284672A1 (en) * | 2006-03-02 | 2014-09-25 | Micron Technology, Inc. | Memory device comprising an array portion and a logic portion |
US20100117149A1 (en) * | 2006-04-28 | 2010-05-13 | Hynix Semiconductor Inc. | Semiconductor device having a recess channel transistor |
US7960761B2 (en) * | 2006-04-28 | 2011-06-14 | Hynix Semiconductor Inc. | Semiconductor device having a recess channel transistor |
US20070252199A1 (en) * | 2006-04-28 | 2007-11-01 | Hynix Semiconductor Inc. | Semiconductor device having a recess channel transistor |
US7615449B2 (en) * | 2006-04-28 | 2009-11-10 | Hynix Semiconductor Inc. | Semiconductor device having a recess channel transistor |
US20080012053A1 (en) * | 2006-07-13 | 2008-01-17 | Elpida Memory, Inc. | Method of manufacturing semiconductor device having trench-gate transistor |
US7816208B2 (en) | 2006-07-13 | 2010-10-19 | Elpida Memory, Inc. | Method of manufacturing semiconductor device having trench-gate transistor |
US7595262B2 (en) | 2006-10-27 | 2009-09-29 | Qimonda Ag | Manufacturing method for an integrated semiconductor structure |
DE102006053159B4 (en) * | 2006-10-27 | 2012-10-11 | Qimonda Ag | Manufacturing method for an integrated semiconductor structure |
US20080102578A1 (en) * | 2006-10-27 | 2008-05-01 | Till Schlosser | Manufacturing method for an integrated semiconductor structure |
DE102006053159A1 (en) * | 2006-10-27 | 2008-05-15 | Qimonda Ag | Manufacturing method for an integrated semiconductor structure |
US20080164522A1 (en) * | 2007-01-09 | 2008-07-10 | Elpida Memory, Inc. | Semiconductor device and manufacturing method thereof |
US10515801B2 (en) | 2007-06-04 | 2019-12-24 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8766356B2 (en) | 2007-09-18 | 2014-07-01 | Samsung Electronics Co., Ltd. | Semiconductor devices having bit line insulating capping patterns and multiple conductive patterns thereon |
US20090267125A1 (en) * | 2007-09-28 | 2009-10-29 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
US20090111254A1 (en) * | 2007-10-24 | 2009-04-30 | Hynix Semiconductor, Inc. | Method for fabricating semiconductor device |
US7816209B2 (en) * | 2007-10-24 | 2010-10-19 | Hynix Semiconductor Inc. | Method for fabricating semiconductor device |
US20150171089A1 (en) * | 2011-02-21 | 2015-06-18 | Ps4 Luxco S.A.R.L. | Semiconductor device |
US9305926B2 (en) * | 2011-02-21 | 2016-04-05 | Ps4 Luxco S.A.R.L. | Semiconductor device |
US20130214417A1 (en) * | 2012-02-21 | 2013-08-22 | Micron Technology, Inc. | Methods of forming a metal silicide region on at least one silicon structure |
US8692373B2 (en) * | 2012-02-21 | 2014-04-08 | Micron Technology, Inc. | Methods of forming a metal silicide region on at least one silicon structure |
US9224807B2 (en) | 2012-02-21 | 2015-12-29 | Micron Technology, Inc. | Arrays of silicon structures including metal silicide regions, and related semiconductor device structures |
US20170229449A1 (en) * | 2015-12-09 | 2017-08-10 | International Business Machines Corporation | Vertical field-effect-transistors having multiple threshold voltages |
US10170469B2 (en) * | 2015-12-09 | 2019-01-01 | International Business Machines Corporation | Vertical field-effect-transistors having multiple threshold voltages |
CN107799408A (en) * | 2016-08-29 | 2018-03-13 | 中芯国际集成电路制造(上海)有限公司 | The preparation method of semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
US8168492B2 (en) | 2012-05-01 |
US20100221876A1 (en) | 2010-09-02 |
TW200735225A (en) | 2007-09-16 |
TWI333242B (en) | 2010-11-11 |
DE102006062862B4 (en) | 2012-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8168492B2 (en) | Field effect transistors with vertically oriented gate electrodes and methods for fabricating the same | |
JP4446949B2 (en) | Method for forming elevated salicide source / drain regions | |
US7148541B2 (en) | Vertical channel field effect transistors having insulating layers thereon | |
US7071048B2 (en) | Methods of fabricating fin field effect transistors having capping insulation layers | |
KR100752661B1 (en) | Field effect transistors with vertically oriented gate electrodes and method of fabricating the same | |
US7541645B2 (en) | Metal oxide semiconductor (MOS) transistors having buffer regions below source and drain regions | |
US6770535B2 (en) | Semiconductor integrated circuit device and process for manufacturing the same | |
US7368348B2 (en) | Methods of forming MOS transistors having buried gate electrodes therein | |
US7394116B2 (en) | Semiconductor device including a multi-channel fin field effect transistor including protruding active portions and method of fabricating the same | |
US6498062B2 (en) | DRAM access transistor | |
US6998682B2 (en) | Method of forming a partially depleted silicon on insulator (PDSOI) transistor with a pad lock body extension | |
US7675112B2 (en) | Semiconductor device with a surrounded channel transistor | |
JP3309078B2 (en) | Method for manufacturing field effect transistor | |
US8227301B2 (en) | Semiconductor device structures with floating body charge storage and methods for forming such semiconductor device structures | |
US6900102B2 (en) | Methods of forming double gate electrodes using tunnel and trench | |
KR20050032363A (en) | Semiconductor devices and methods of forming the same | |
CN105144389A (en) | Finfet with back-gate | |
US6300172B1 (en) | Method of field isolation in silicon-on-insulator technology | |
US7129541B2 (en) | Field effect transistors including vertically oriented gate electrodes extending inside vertically protruding portions of a substrate | |
US20110121388A1 (en) | Semiconductor device and method for fabricating the same | |
KR100240682B1 (en) | Method for manufacturing semiconductor device | |
JP2002110821A (en) | Method of forming memory cell | |
JP2007519255A (en) | Floating gate memory cell structure with low VSS resistance and reduced drain-induced barrier height effect and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, SUNG-MIN;PARK, DONG-GUN;KIM, DONG-WON;AND OTHERS;REEL/FRAME:017756/0884 Effective date: 20060323 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |