US20060194404A1 - Method and system for fabricating and cleaning free-standing nanostructures - Google Patents
Method and system for fabricating and cleaning free-standing nanostructures Download PDFInfo
- Publication number
- US20060194404A1 US20060194404A1 US11/325,631 US32563106A US2006194404A1 US 20060194404 A1 US20060194404 A1 US 20060194404A1 US 32563106 A US32563106 A US 32563106A US 2006194404 A1 US2006194404 A1 US 2006194404A1
- Authority
- US
- United States
- Prior art keywords
- process chamber
- semiconductor wafer
- free
- dioxide fluid
- carbon dioxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61H—PHYSICAL THERAPY APPARATUS, e.g. DEVICES FOR LOCATING OR STIMULATING REFLEX POINTS IN THE BODY; ARTIFICIAL RESPIRATION; MASSAGE; BATHING DEVICES FOR SPECIAL THERAPEUTIC OR HYGIENIC PURPOSES OR SPECIFIC PARTS OF THE BODY
- A61H9/00—Pneumatic or hydraulic massage
- A61H9/005—Pneumatic massage
- A61H9/0078—Pneumatic massage with intermittent or alternately inflated bladders or cuffs
- A61H9/0092—Cuffs therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61H—PHYSICAL THERAPY APPARATUS, e.g. DEVICES FOR LOCATING OR STIMULATING REFLEX POINTS IN THE BODY; ARTIFICIAL RESPIRATION; MASSAGE; BATHING DEVICES FOR SPECIAL THERAPEUTIC OR HYGIENIC PURPOSES OR SPECIFIC PARTS OF THE BODY
- A61H2201/00—Characteristics of apparatus not provided for in the preceding codes
- A61H2201/01—Constructive details
- A61H2201/0103—Constructive details inflatable
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61H—PHYSICAL THERAPY APPARATUS, e.g. DEVICES FOR LOCATING OR STIMULATING REFLEX POINTS IN THE BODY; ARTIFICIAL RESPIRATION; MASSAGE; BATHING DEVICES FOR SPECIAL THERAPEUTIC OR HYGIENIC PURPOSES OR SPECIFIC PARTS OF THE BODY
- A61H2201/00—Characteristics of apparatus not provided for in the preceding codes
- A61H2201/12—Driving means
- A61H2201/1238—Driving means with hydraulic or pneumatic drive
Definitions
- the invention relates to systems and corresponding methods for fabricating and cleaning free-standing nanostructures on a semiconductor wafer.
- the invention relates to the field of etching, cleaning, and drying a semiconductor wafer with a patterned layer to fabricate bottom electrode structures on a semiconductor wafer and to cleaning and/or drying the bottom electrode structures.
- the capacity of the storage capacitor also decreases.
- a certain minimum capacity typically on the order of about 30 femto farad
- the capacity of the storage capacitor is too small, the charge stored in the storage capacitor is not sufficient to produce a detectable signal. In such a case, the information stored in the memory cell is lost and the memory cell is not operating in a desired manner.
- one method introduces deep trench capacitors which are formed in the substrate of a semiconductor wafer to maintain a large capacitor area with a high capacity while using only a small amount of the surface of the substrate.
- the selection or access transistor is usually formed on the planar surface of the substrate in this method.
- stacked capacitors are used which are formed on top of a planar surface on the substrate.
- the selection transistors are formed below the planar surface in this method.
- the stacked capacitor includes a first electrode and a second electrode with a dielectric layer between the two electrodes.
- the first electrode also called bottom electrode
- the first electrode is usually formed as a cylindrical structure on the surface of the substrate by lining trenches of a patterned sacrificial mold layer with the electrode material. Afterwards, the bottom electrodes are released by etching the sacrificial mold layer. Subsequently, the surface of the bottom electrodes are cleaned to be prepared for further processing, including deposition of the dielectric layer and the second or top electrode.
- Etching and/or cleaning steps are usually performed by wet processing.
- Standard wet processing e.g. rinsing the wafer with ultra pure de-ionized water for cleaning purposes, introduces capillary forces between neighboring structures (e.g., between adjacent bottom electrodes). With reduced feature sizes, this may lead to adhesion of neighboring structures. This is described in Legtenberg et al., “Stiction of surface macromachined structures after rinsing and drying: model and investigation of adhesion mechanisms”, Sensors and Actuators A, 43 (1994), pages 230-238. Adhesion of neighboring structures is mediated by the cleaning liquid, usually referred to as “stiction”.
- stiction is primarily important during drying steps which usually follow the etching and cleaning steps in semiconductor wafer processing.
- capillary forces induced by the liquid lead to adhesion of adjacent bottom electrodes.
- the adjacent bottom electrodes remain stuck to each other even after being completely dried, particularly when the adhesion force between the contacting adjacent bottom electrodes is larger than the elastic restoring force of the deformed bottom electrodes.
- Exposing wafers to an air-liquid interface during transfer between etching, cleaning and drying process modules is detrimental to obtaining stiction free process performance. Failing to achieve stiction free process performance ultimately results in a low yield of the produced circuits.
- One potential solution to this problem is to completely avoid wet processing and perform etching steps using gas phase processing, e.g. in a hydrogen fluoride vapor.
- gas phase processing leads to etching residues and to silicon surface termination states which in turn hinders further processing.
- a method for fabricating and cleaning free-standing nanostructures includes providing a semiconductor wafer comprising a substrate and a patterned layer above the substrate, the patterned layer comprising a plurality of openings extending from an upper surface of the patterned layer to an upper surface of the substrate, and structural elements being arranged within the openings, providing a process chamber, the process chamber being configured to receive the semiconductor wafer, introducing the semiconductor wafer into the process chamber, injecting an etching chemistry into the process chamber to etch the patterned layer and to release the structural elements as free-standing nanostructures on the semiconductor wafer, the etching chemistry comprising a carbon dioxide fluid and an etching solution, injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and cleaning solution, rinsing the semiconductor wafer by flooding a carbon dioxide fluid into the process chamber, and drying the semiconductor wa
- stiction free processing is achieved by employing unique properties of carbon dioxide in the supercritical or liquid state.
- the supercritical state is a high density phase characterized by a low viscosity and a zero surface tension, thus enabling better solubility and efficiency of the etching chemistry.
- properties similar to a gas phase presents high diffusion capabilities, allowing for easy solvent removal and greater drying efficiency.
- Another feature of the invention is that all process steps are performed in the same process chamber. This ensures that no air-liquid interfaces during transfer between etching, cleaning and drying process modules can occur. Accordingly, capillary forces are eliminated. This is achieved by employing carbon dioxide in its various states, i.e. supercritical, liquid and gas.
- a cleaning step is applied which removes residues on the surface of the free-standing nanostructures.
- the cleaning step is performed in the same process chamber thus utilizing a supercritical process sequence which allows for adding a cleaning solution. As a result, contaminants on the surface of the free-standing nanostructures are largely eliminated.
- a method for fabricating and cleaning free-standing nanostructures includes providing a semiconductor wafer having a substrate and a patterned layer above the substrate, the patterned layer comprising structural elements as free-standing nanostructures, providing a process chamber, the process chamber being configured to receive the semiconductor wafer, introducing the semiconductor wafer into the process chamber, injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and a cleaning solution, rinsing the semiconductor wafer by flooding a supercritical carbon-dioxide fluid into the process chamber, and drying the semiconductor wafer by venting out the supercritical carbon-dioxide fluid from the process chamber.
- a system for fabricating and cleaning free-standing nanostructures comprises: a semiconductor wafer comprising a substrate and a patterned layer disposed above the substrate, the patterned layer comprising a plurality of openings extending from the surface of the patterned layer to the surface of the substrate and structural elements being arranged within the openings; a process chamber, the process chamber being configured to receive the semiconductor wafer; means for introducing the semiconductor wafer into the process chamber; means for injecting an etching chemistry into the process chamber to etch the patterned layer and to release the structural elements as free-standing nanostructures on the semiconductor wafer, the etching chemistry comprising a liquid or supercritical carbon dioxide fluid and an etching solution; means for injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and cleaning solution; means for rinsing the semiconductor wafer by flooding supercritical
- FIG. 1 depicts a side view in partial cross-section of a semiconductor wafer including a plurality of stacked capacitor DRAM-cells.
- FIG. 2 depicts a side view in partial cross-section of a semiconductor wafer including a plurality of surrounding gate transistors.
- FIGS. 3A-3D depict a side view in partial cross-section of parts of a stacked capacitor DRAM-cell formed in accordance with an exemplary method of the invention.
- FIGS. 4A-4B depict a side view in partial cross-section of free-standing nano-structures formed in accordance with another exemplary method of the invention.
- FIG. 5 depicts a side view in partial cross-section of a wafer drying, rinsing and cleaning system in accordance with the invention.
- FIGS. 6A-6B are images showing a plurality of bottom electrodes of stacked capacitor DRAM-cells formed according to conventional wet etching techniques.
- FIG. 7 is an image showing parts of a plurality of surrounding gate transistors formed according to conventional wet etching techniques.
- FIG. 8 is a flow chart of method steps for a further embodiment of the invention.
- FIG. 9 is a flow chart of method steps for a further embodiment of the invention.
- FIG. 1 stacked capacitor DRAM-cells are shown in a side view. It should be appreciated that FIG. 1 merely serves as an illustration of fabricating stacked capacitor DRAM-cells, and the individual components shown in FIG. 1 are not true to scale.
- a semiconductor wafer 2 including a substrate 4 of semi-conductive material (e.g., silicon).
- the semiconductor wafer 2 is used for fabricating a plurality of stacked capacitor DRAM cells 6 .
- Each DRAM cell 6 includes a selection transistor 10 and a stacked capacitor 12 .
- the stacked capacitor 12 is located above the substrate surface 8 .
- the transistor 10 is located in the substrate 4 .
- the transistor 10 is formed by a first junction 14 and a second junction 16 .
- a gate 20 is disposed above a gate dielectric layer 18 .
- the gate 20 can include a stack of several layers (e.g., silicon and tungsten). The stack of several layers reduces the resistance of the gate 20 .
- the gate 20 also serves as a word line for addressing a specific DRAM cell 6 of the plurality of DRAM cells during operation.
- the first junction 14 is connected to a bit-line contact 22 .
- the bit-line contact 22 is disposed above the first junction 14 .
- the bit-line contact 22 is connected to a bit-line 24 which is located above the bit-line contact 22 .
- the bit-line 24 serves as a write or read line during operation.
- the second junction 16 is connected to a contact plug 26 .
- the contact plug 26 is disposed above the second junction 16 .
- the contact plug 26 serves as a connection to a bottom electrode 28 of the capacitor 12 .
- the bottom electrode 28 of the capacitor 12 is located above the substrate surface 8 .
- the bottom electrodes 28 are shown in a cross sectional side view.
- many different geometries can be used including cylindrical, elliptical or rectangular.
- the bottom electrode 28 of the capacitor 12 is covered by a dielectric layer 30 which serves as the dielectric of capacitor 12 .
- a top electrode 32 is disposed above the dielectric layer 30 .
- the top electrode 32 of the capacitor 12 is usually common to all DRAM cells 6 thus providing a connection between adjacent DRAM cells 6 .
- an isolation material can be disposed around the contact plugs 26 to avoid shorts to adjacent DRAM cells 6 . It is also possible to dispose the bit-line 24 on top of the top electrode 32 of the capacitor 12 by using a modified bit-line contact 22 .
- a second semiconductor wafer 2 including a substrate 4 of semi-conductive material (e.g., silicon).
- the semiconductor wafer 2 is used for fabricating a plurality of surrounding gate transistors 10 .
- Each transistor 10 is located on pillars 21 formed on the substrate 4 , where the transistor is formed by a first junction 14 on the lower side of the pillar 21 and a second junction 16 on the top side of the pillar 21 .
- a gate dielectric layer 18 and a gate 20 are disposed on the side walls of the pillar 21 between the first junction 14 and the second junction 16 .
- a semiconductor wafer 2 is first provided as shown in FIG. 3A .
- the semiconductor wafer 2 has the substrate 4 , with transistors 10 in the substrate (not shown) that have been formed for each DRAM cell 6 .
- contact plugs 26 are shown on the surface 8 of the substrate 4 .
- the contact plugs 26 are used to contact the bottom electrodes with the junction regions of the transistors.
- the contact plugs 26 usually have a low resistance and are made of, e.g., arsenic doped amorphous silicon.
- adjacent contact plugs 26 are spaced from each other at a distance ranging from 50 nm to 200 nm.
- a hard mask 40 as is deposited a mold layer.
- the hard mask 40 may be composed of, e.g. silicon oxide.
- the hard mask 40 serves later as a mold for the bottom electrode 28 of the stacked capacitor DRAM cell 6 . Accordingly, the thickness 41 of the hard mask directly affects the height of the bottom electrode 28 to be formed and, as a consequence, the capacitance of stacked capacitor 12 . Accordingly, the hard mask 40 must have a certain thickness which can be about 2 ⁇ m, e.g., for the 70 nm technology. However, other values for the thickness 41 might also be used, e.g., thicknesses in the range of 1 ⁇ m to 20 ⁇ m.
- a plurality of openings or trenches 48 are formed in the mask layer 40 , as shown in FIG. 3B .
- a photo lithographic patterned resist can be applied, e.g., to define the regions of the trenches 48 .
- Each trench 48 is arranged above a respective contact plug 26 , as shown in FIG. 3B .
- the trenches 48 are formed using a reactive ion etching step.
- trench 48 is formed from the top surface of the contact plugs 26 .
- the bottom of the trenches 48 are formed by the contact plugs 26 while the side walls 49 of the trench are formed within hard mask 40 .
- Etching of trenches 48 preferably leads to side walls 49 which have a width in the range of 50 nm to 200 nm as measured at the center of the trench 48 .
- a conductive layer 50 is conformably deposited on the semiconductor wafer 2 .
- the conductive layer 50 covers the top side of the hard mask 40 , the trench side walls 49 , and the bottom part of the trench 48 , (including the contact plugs 26 ).
- a suitable material for forming the conductive layer 50 by deposition can be, e.g., doped amorphous silicon.
- the conductive layer 50 serves later as the bottom electrode 28 of the stacked capacitor 12 of DRAM cell 6 once the hard mask 40 has been removed and the bottom electrodes are released. Therefore, the thickness of the conductive layer 50 affects the stability of the free-standing bottom electrodes 28 .
- a portion of the conductive layer 50 is removed from the surface of the hard mask 40 , as shown in FIG. 3C .
- This portion of the conductive layer 50 can be removed, e.g., by etching using a plasma etcher.
- the trenches 48 can be filled with a fill material, followed by removing the portion of the conductive layer 50 from the top surface of the hard mask 40 by chemical mechanical polishing, and then removing the fill material from within the trenches 48 .
- the fill material protects the inner sides of the trenches 48 from residues which could be a problem during later process steps (e.g., deposition of the dielectric layer 30 ).
- the next process step includes removing the hard mask layer 40 in order to release the remaining part of conductive layer 50 as free-standing nanostructures.
- the free-standing nanostructures form bottom electrodes of a stacked capacitor DRAM-cell 6 , as described above and depicted in FIG. 1 .
- FIGS. 4A and 4B another process sequence of fabricating free-standing nanostructures in accordance with the invention is shown.
- the surface 8 of semiconductor wafer 2 is covered with a patterned resist layer or any other suitable hard mask layer which has been structured by, e.g., a photo lithographic process step.
- the next process step includes releasing free-standing nanostructures 52 by etching.
- the free-standing nanostructures 52 of FIG. 4B are used as silicon pillars for surrounding gate transistors, such as the gate transistors described above and depicted in FIG. 2 .
- both releasing of the free-standing pillars and the bottom electrodes are performed by an etching step.
- the etching step employs an etching chemistry with a carbon dioxide fluid being in the liquid phase and an etching solution.
- the carbon dioxide fluid acts as a carrier for an etching solution which is chosen with respect to the material to be removed during the etching step.
- the mold layer can be composed of silicon-dioxide, such that a fluorine based etching chemistry (e.g., a formulation of a hydrofluoric acid) can be used to etch the mold layer.
- the etching chemistry is a mixture of carbon dioxide, the etching solution and a co-solvent.
- a co-solvent an alcohol/de-ionized water-mixture can be chosen, but alcohol, alkane, ketone, amine or fluorine containing mixtures can be used as well. Suitable substances are specified below.
- a surfactant can be incorporated in the etching chemistry in order to enhance water incorporation.
- the surfactant should be compatible with the carbon dioxide fluid.
- suitable substances are specified below.
- the process steps to release the free-standing structures are performed by an etching step mediated by a supercritical carbon dioxide fluid.
- a supercritical fluid are compounds above the so-called critical point in the pressure/temperature phase diagram at a certain critical temperature and critical pressure.
- the supercritical state is often called the fourth state of matter.
- Supercritical fluids exhibit properties of both liquids and fluids. For example, transport properties like viscosity are similar to gases while solvating properties like density are similar to those of liquids.
- a system is provided, as shown in FIG. 5 , that includes a process chamber 60 .
- the process chamber 60 is configured (e.g., suitably dimensioned) to accommodate the semiconductor wafer 2 .
- the process chamber 60 is connected to a reservoir 62 capable of delivering carbon dioxide in the supercritical phase.
- the system shown in FIG. 5 allows for adding extra substances with controlled concentrations, such as etching agents and/or co-solvents, as described below.
- the process chamber 60 can be pressurized and is operated with a controlled temperature. This is achieved by a control unit 64 , which is schematically connected to reservoir 62 and process chamber 60 .
- the etching chemistry can be a formulation of a hydrofluoric acid in mixture of carbon dioxide and a co-solvent.
- the hydrofluoric acid is added to the etching chemistry on the level of a few micro-liter per liter of the etching chemistry.
- an alcohol/de-ionized water-mixture can be chosen, but alcohol, alkane (e.g., hexane), ketone (e.g., acetone), amine and/or fluorine containing mixtures can be used as well.
- Suitable alcohol substances include methanol, ethanol, propanol, iso-propanol, butanol and/or pentanol.
- Suitable amine substances include n-methylpyrrolidone, di-glycol amine, di-isopropyl amine and/or tri-isopropyl amine.
- Suitable fluorine containing substances include ammonium fluoride and/or 1,1,1-fluoro methane.
- one or more surfactants can be incorporated in the etching chemistry in order to enhance water incorporation.
- the surfactant should be compatible with the supercritical carbon dioxide fluid.
- an anionic surfactant such as sodium dioctyl sulfosuccinate and its derivatives (e.g., AEROSOL-OT and its derivatives, available from Cytec Industries, West Paterson, NJ, www.cytec.com) and/or a nonionic surfactant can be used.
- Suitable non-ionic surfactants include ethylene oxide; octylphenol ethoxylates, alkyl polyglucosides, and derivatives of each (e.g., TRITON series of nonionic surfactants, available from Dow Chemical, Midland, Mich., www.dow.com); and/or acetylenic diols, alkoxylated acetylenic diols, and derivatives of each (e.g., SURFYNOL and DYNOL surfactants available from Air Products and Chemicals, Allentown, Pa., www.airproducts.com).
- TRITON series of nonionic surfactants available from Dow Chemical, Midland, Mich., www.dow.com
- acetylenic diols, alkoxylated acetylenic diols, and derivatives of each e.g., SURFYNOL and DYNOL surfactants available from Air Products and Chemicals, Allentown, Pa., www.airproducts
- the etching chemistry containing the supercritical carbon dioxide fluid and the etching solution is injected at a temperature and pressure above the critical point of carbon dioxide, which is located above about 34° C. and about 1050 psi in the phase diagram.
- the etching chemistry is injected into the process chamber 60 at a single transparent phase in a temperature and pressure range selected between 50° C. and 100° C. and at about 1100 psi.
- the supercritical state is further characterized by a low viscosity and negligible zero surface tension.
- the semiconductor wafer 2 When injecting the etching chemistry in the process chamber, the semiconductor wafer 2 is etched. As a result, the mold layer 40 is completely removed from the surface 8 of the semiconductor wafer 2 . The bottom electrodes 28 are released as free-standing nanostructures 52 on the surface 8 of the semiconductor wafer 2 .
- the same process chamber can be used for processing the non-supercritical liquid carbon dioxide fluid as described above by selecting proper processing conditions, i.e. a temperature and pressure below the critical point of carbon dioxide.
- contaminants may be present on the surface of the free-standing nanostructures.
- particles from the mold layer 40 or particles from other materials present on semiconductor wafer 2 aggregate on the surface of the free-standing nanostructures.
- a cleaning chemistry or composition is injected into the process chamber 60 .
- particles aggregated to the surface of the structural elements of the free-standing nanostructures 52 on the semiconductor wafer 2 are removed.
- the cleaning chemistry can be a mixture of a supercritical carbon-dioxide fluid and a cleaning solution. As described previously with respect to the etching step, the cleaning chemistry containing the supercritical carbon dioxide fluid and the etching solution is injected at a temperature and pressure above the critical point of carbon dioxide, which is located above about 34° C. and about 1050 psi in the phase diagram.
- a further etching solution similar to the previously described etching solution is used for the cleaning solution.
- the etching solution is chosen with respect to the material to be removed during the cleaning step.
- the free-standing nanostructures 52 are composed of silicon. Accordingly, an acid based etching chemistry (for instance HF, H 2 SO 4 or HCl based chemistries) or a dilute basic chemistry such as ammonia based chemistry might be used. An etching chemistry combining the use of surfactants can also be used.
- ⁇ surfactants may be used in SCCO 2 , such as anionic surfactants like AEROSOL-OT (AOT, “branched” AOTs with methylated groups, fluorinated AOTs), nonionic surfactants such as TRITON and all its derivates.
- anionic surfactants like AEROSOL-OT (AOT, “branched” AOTs with methylated groups, fluorinated AOTs)
- nonionic surfactants such as TRITON and all its derivates.
- etch residues are removed by the surfactants via transport in micelle structures.
- Micelle structures can exist in different shapes including spherical, cylindrical and the like.
- surfactants have a hydrophilic and a hydrophobic part of the molecules. The hydrophilic part forms in case of non-polar solvents the core of the micelle while the hydrophobic part remain on the surface of the micelle. Micelles assist in cleaning by incorporating the contaminants into their core.
- the cleaning solution etches the surface of the free-standing nanostructures 52 up to a thickness between 5 ⁇ and 100 ⁇ in order to facilitate the separation of particles from the surface of the free-standing nanostructures 52 .
- a cleaning solution being capable of reducing the aggregation of particles to the free-standing nanostructures 52 is used. Aggregation of particles is generally described by the so-called zeta-potential.
- the cleaning solution should have a zeta-potential leading to a sufficient repulsive force between particle and wafer surface.
- the cleaning solution changes the zeta-potential of the surface of the free-standing nanostructures to promote the separation of the particles from the surface of the free-standing nanostructures 52 .
- the mechanical force is applied as a megasonic sound wave.
- a megasonic source or transducer
- the transducer is immersed into the fluid for an effective transfer of the megasonic energy to the wafer surface.
- the megasonics may also be directed to the wafer surface by a quartz rod acoustically coupled to a transducer, as disclosed in U.S. Pat. No. 6,684,890, incorporated herein by reference in its entirety.
- the mechanical force is applied by periodically increasing and decreasing of the pressure of process chamber 60 . It is conceivable to operate the process chamber 60 in a range between 1000 and 7000 psi for 1 to 20 cycles, for example. In order to increase the efficiency of the cycles, the pressure may be increased and especially decreased within less than 2 seconds, but the speed of pressure increase or decrease may be limited by the mechanical force applied to the components in the process chamber, especially the wafer substrate. Other increase and decrease sequences of the pressure in process chamber 60 might be used as well.
- the mechanical force is applied by agitation of the cleaning chemistry.
- the agitation device may be operated in a rotational movement and may be formed by metallic wings being located within the process chamber 60 above the semiconductor wafer 2 .
- the agitation device might be coated with a polymer (e.g., polyether ether ketone (PEEK)) so that it remains resistant to chemical attack under high pressure and temperature conditions.
- PEEK polyether ether ketone
- the shape of the wings as well as distance of the wings to the surface of semiconductor wafer 2 might be adjusted to generate a optimized fluid streaming profile so as to achieve most efficient removal of particle and reduced damage to the structures on the surface of semiconductor wafer 2 .
- the semiconductor wafer 2 is rinsed in the next step. This is achieved by flooding a supercritical carbon dioxide fluid into the process chamber 60 . Flooding is performed with a controlled gradient of flow of the supercritical carbon dioxide fluid which ensures that the etching chemistry is progressively removed from the reaction mixture.
- a drying step of the semiconductor wafer is performed. This is achieved by venting out supercritical or liquid carbon dioxide fluid from the process chamber 60 . During this step the pressure created by the venting supercritical carbon dioxide fluid within the process chamber is released. Since the supercritical carbon dioxide fluid has negligible surface tension properties, capillary forces do not occur during drying. Accordingly, the process sequence according to this embodiment of the invention is free of stiction.
- stiction free processing is achieved by employing unique properties of carbon dioxide in the supercritical state and/or liquid state.
- the supercritical state is a high density phase characterized by a low viscosity and a zero surface tension, thus enabling better solubility and efficiency of the etching chemistry.
- the gas phase presents high diffusion capabilities, allowing for easy solvent removal and greater drying efficiency.
- Another feature of the embodiment of the invention is that the process is run entirely in the same process chamber 60 , ensuring that the nanostructures remain permanently wetted, and thus eliminating all together capillary forces. This is possible by making good use of the carbon dioxide various states, i.e. supercritical, liquid and gas.
- the process sequence according to the invention also offers additional advantages as carbon dioxide is a non-flammable and non-toxic substance and can easily be recycled.
- Still another feature of the embodiment of the invention is that a cleaning step is performed after etching the free-standing nanostructures. Again, the cleaning step runs in the same process chamber 60 and ensures that the nanostructures are essentially particle free before further processing continues.
- FIGS. 6A and 6B bottom electrodes 28 of stacked capacitor DRAM-cells are shown which are fabricated by applying prior art wet etching and drying techniques.
- a first SEM-picture 80 shows bottom electrodes 28 of stacked capacitor DRAM-cells in a side view.
- a second SEM-picture 82 shows bottom electrodes 28 of stacked capacitor DRAM-cells in a top view. Stiction between the neighboring cylinders of bottom electrodes 28 is clearly visible in the first SEM-picture 80 and in the second SEM-picture 82 .
- FIG. 7 free-standing nanostructures 52 of surrounding gate transistors are shown which are fabricated by applying prior art wet etching and drying techniques.
- a third SEM-picture 84 shows nanostructures 52 in a side view. Stiction between the neighboring nanostructures 52 is clearly visible in the third SEM-picture 84 .
- a semiconductor wafer 2 is provided in step 100 .
- a process chamber 60 is provided, which is configured to accommodate the semiconductor wafer 2 .
- the semiconductor wafer 2 is introduced into the process chamber 60 .
- an etching chemistry is injected into the process chamber 60 to etch the patterned layer 40 and to release free-standing nanostructures on the semiconductor wafer 2 .
- the etching chemistry includes a supercritical or liquid carbon dioxide fluid and an etching solution.
- step 108 the semiconductor wafer is rinsed by flooding a supercritical or liquid carbon dioxide fluid into the process chamber 60 .
- the semiconductor wafer 2 is dried by injecting a supercritical carbon dioxide fluid into the process chamber 60 and by venting out the supercritical carbon dioxide fluid from the process chamber 60 .
- a flowchart of method steps is provided for utilizing the system of FIG. 5 to perform cleaning of free-standing nanostructures.
- a semiconductor wafer 2 is provided in step 200 .
- the semiconductor wafer 2 has a substrate and a patterned layer above the substrate.
- the patterned layer includes structural elements as free-standing nanostructures 52 on the substrate of semiconductor wafer 2 .
- a process chamber 60 is provided, which is configured to accommodate the semiconductor wafer 2 .
- the semiconductor wafer 2 is introduced into the process chamber 60 .
- a cleaning chemistry/composition is injected into the process chamber 60 to remove particles from the surface of free-standing nanostructures 52 on the semiconductor wafer 2 .
- the cleaning chemistry includes a supercritical carbon-dioxide fluid and a cleaning solution.
- the semiconductor wafer is rinsed by flooding a supercritical dioxide fluid into the process chamber 60 .
- the semiconductor wafer 2 is dried by venting out the supercritical carbon dioxide fluid from the process chamber 60 .
Abstract
Systems and methods include introducing a semiconductor wafer into a process chamber. An etching chemistry is injected into the process chamber to etch a patterned layer and to release free-standing nanostructures on the semiconductor wafer. The etching chemistry includes a supercritical or liquid carbon dioxide fluid and an etching solution. The semiconductor wafer is rinsed by flooding a supercritical or liquid carbon dioxide fluid into the process chamber. The semiconductor wafer is dried by venting out supercritical or liquid carbon dioxide fluid from the process chamber.
Description
- This is a continuation-in-part application of U.S. application Ser. No. 11/066,320, entitled “Method and System for Fabricating Free-Standing Nanostructures” and filed Feb. 25, 2005 which is incorporated herein by reference in its entirety.
- The invention relates to systems and corresponding methods for fabricating and cleaning free-standing nanostructures on a semiconductor wafer. In particular, the invention relates to the field of etching, cleaning, and drying a semiconductor wafer with a patterned layer to fabricate bottom electrode structures on a semiconductor wafer and to cleaning and/or drying the bottom electrode structures.
- One goal in the manufacture of integrated circuits is to continuously decrease feature sizes of the fabricated components. For certain components, like capacitors, shrinking adversely affects the properties of the component. In order to achieve a desired value of capacitance, it is therefore necessary to keep the surface area of the capacitor above a threshold value. This is particularly important for dynamic random access memory cells (DRAM) which call for high integration densities.
- As the surface area for a single memory cell decreases, the capacity of the storage capacitor also decreases. For proper operation of the memory cell, a certain minimum capacity (typically on the order of about 30 femto farad) is mandatory for the storage capacitor. If the capacity of the storage capacitor is too small, the charge stored in the storage capacitor is not sufficient to produce a detectable signal. In such a case, the information stored in the memory cell is lost and the memory cell is not operating in a desired manner.
- Several methods have been developed to overcome the problems associated with shrinking feature sizes by integrating capacitors of DRAM cells in a three dimensional manner. For example, one method introduces deep trench capacitors which are formed in the substrate of a semiconductor wafer to maintain a large capacitor area with a high capacity while using only a small amount of the surface of the substrate. The selection or access transistor is usually formed on the planar surface of the substrate in this method.
- In another example, stacked capacitors are used which are formed on top of a planar surface on the substrate. The selection transistors are formed below the planar surface in this method. The stacked capacitor includes a first electrode and a second electrode with a dielectric layer between the two electrodes. The first electrode (also called bottom electrode) is usually formed as a cylindrical structure on the surface of the substrate by lining trenches of a patterned sacrificial mold layer with the electrode material. Afterwards, the bottom electrodes are released by etching the sacrificial mold layer. Subsequently, the surface of the bottom electrodes are cleaned to be prepared for further processing, including deposition of the dielectric layer and the second or top electrode.
- However, with the ever decreasing feature sizes of structures, etching and/or cleaning steps become increasingly difficult. Etching and/or cleaning steps are usually performed by wet processing. Standard wet processing, e.g. rinsing the wafer with ultra pure de-ionized water for cleaning purposes, introduces capillary forces between neighboring structures (e.g., between adjacent bottom electrodes). With reduced feature sizes, this may lead to adhesion of neighboring structures. This is described in Legtenberg et al., “Stiction of surface macromachined structures after rinsing and drying: model and investigation of adhesion mechanisms”, Sensors and Actuators A, 43 (1994), pages 230-238. Adhesion of neighboring structures is mediated by the cleaning liquid, usually referred to as “stiction”.
- For semiconductor processing, stiction is primarily important during drying steps which usually follow the etching and cleaning steps in semiconductor wafer processing. There, capillary forces induced by the liquid lead to adhesion of adjacent bottom electrodes. The adjacent bottom electrodes remain stuck to each other even after being completely dried, particularly when the adhesion force between the contacting adjacent bottom electrodes is larger than the elastic restoring force of the deformed bottom electrodes.
- Exposing wafers to an air-liquid interface during transfer between etching, cleaning and drying process modules is detrimental to obtaining stiction free process performance. Failing to achieve stiction free process performance ultimately results in a low yield of the produced circuits. One potential solution to this problem is to completely avoid wet processing and perform etching steps using gas phase processing, e.g. in a hydrogen fluoride vapor. However, such gas phase processing leads to etching residues and to silicon surface termination states which in turn hinders further processing.
- It is an object of the invention to provide a system and corresponding method for fabricating free-standing nanostructures on a semiconductor wafer which overcomes the above mentioned problems associated with stiction.
- It is another object of the invention to provide such a system and method that includes etching, cleaning, and drying of a semiconductor wafer with a patterned hard mask layer for fabrication of bottom electrode structures.
- The aforesaid objects are achieved individually and in combination in accordance with the present invention, and it is not intended that the present invention be construed as requiring two or more of the objects to be combined unless expressly required by the claims attached hereto.
- In accordance with the invention, a method for fabricating and cleaning free-standing nanostructures includes providing a semiconductor wafer comprising a substrate and a patterned layer above the substrate, the patterned layer comprising a plurality of openings extending from an upper surface of the patterned layer to an upper surface of the substrate, and structural elements being arranged within the openings, providing a process chamber, the process chamber being configured to receive the semiconductor wafer, introducing the semiconductor wafer into the process chamber, injecting an etching chemistry into the process chamber to etch the patterned layer and to release the structural elements as free-standing nanostructures on the semiconductor wafer, the etching chemistry comprising a carbon dioxide fluid and an etching solution, injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and cleaning solution, rinsing the semiconductor wafer by flooding a carbon dioxide fluid into the process chamber, and drying the semiconductor wafer by injecting a supercritical carbon dioxide fluid into the process chamber and by venting out the supercritical carbon dioxide fluid from the process chamber.
- Accordingly, stiction free processing is achieved by employing unique properties of carbon dioxide in the supercritical or liquid state. The supercritical state is a high density phase characterized by a low viscosity and a zero surface tension, thus enabling better solubility and efficiency of the etching chemistry. On the other hand, properties similar to a gas phase presents high diffusion capabilities, allowing for easy solvent removal and greater drying efficiency. Another feature of the invention is that all process steps are performed in the same process chamber. This ensures that no air-liquid interfaces during transfer between etching, cleaning and drying process modules can occur. Accordingly, capillary forces are eliminated. This is achieved by employing carbon dioxide in its various states, i.e. supercritical, liquid and gas. Furthermore, a cleaning step is applied which removes residues on the surface of the free-standing nanostructures. The cleaning step is performed in the same process chamber thus utilizing a supercritical process sequence which allows for adding a cleaning solution. As a result, contaminants on the surface of the free-standing nanostructures are largely eliminated.
- In accordance with another embodiment of the invention, a method for fabricating and cleaning free-standing nanostructures includes providing a semiconductor wafer having a substrate and a patterned layer above the substrate, the patterned layer comprising structural elements as free-standing nanostructures, providing a process chamber, the process chamber being configured to receive the semiconductor wafer, introducing the semiconductor wafer into the process chamber, injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and a cleaning solution, rinsing the semiconductor wafer by flooding a supercritical carbon-dioxide fluid into the process chamber, and drying the semiconductor wafer by venting out the supercritical carbon-dioxide fluid from the process chamber.
- In accordance with another embodiment of the invention, a system for fabricating and cleaning free-standing nanostructures comprises: a semiconductor wafer comprising a substrate and a patterned layer disposed above the substrate, the patterned layer comprising a plurality of openings extending from the surface of the patterned layer to the surface of the substrate and structural elements being arranged within the openings; a process chamber, the process chamber being configured to receive the semiconductor wafer; means for introducing the semiconductor wafer into the process chamber; means for injecting an etching chemistry into the process chamber to etch the patterned layer and to release the structural elements as free-standing nanostructures on the semiconductor wafer, the etching chemistry comprising a liquid or supercritical carbon dioxide fluid and an etching solution; means for injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and cleaning solution; means for rinsing the semiconductor wafer by flooding supercritical carbon dioxide fluid into the process chamber; and means for drying the semiconductor wafer by venting out supercritical carbon dioxide fluid from the process chamber.
- The above and still further objects, features and advantages of the present invention will become apparent upon consideration of the following definitions, descriptions and descriptive figures of specific embodiments thereof wherein like reference numerals in the various figures are utilized to designate like components. While these descriptions go into specific details of the invention, it should be understood that variations may and do exist and would be apparent to those skilled in the art based on the descriptions herein.
-
FIG. 1 depicts a side view in partial cross-section of a semiconductor wafer including a plurality of stacked capacitor DRAM-cells. -
FIG. 2 depicts a side view in partial cross-section of a semiconductor wafer including a plurality of surrounding gate transistors. -
FIGS. 3A-3D depict a side view in partial cross-section of parts of a stacked capacitor DRAM-cell formed in accordance with an exemplary method of the invention. -
FIGS. 4A-4B depict a side view in partial cross-section of free-standing nano-structures formed in accordance with another exemplary method of the invention. -
FIG. 5 depicts a side view in partial cross-section of a wafer drying, rinsing and cleaning system in accordance with the invention. -
FIGS. 6A-6B are images showing a plurality of bottom electrodes of stacked capacitor DRAM-cells formed according to conventional wet etching techniques. -
FIG. 7 is an image showing parts of a plurality of surrounding gate transistors formed according to conventional wet etching techniques. -
FIG. 8 is a flow chart of method steps for a further embodiment of the invention. -
FIG. 9 is a flow chart of method steps for a further embodiment of the invention. - Exemplary embodiments of methods and systems according to the invention are discussed in detail below. It is appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to apply the method and the system of the invention, and do not limit the scope of the invention.
- In particular, the following embodiments are described in the context of fabricating bottom electrode structures for stacked capacitor DRAM cells and surrounding gate transistors for a vertical cell technology. In both technologies, free-standing nanostructures are formed as protruding elements on the surface of a semiconductor wafer having, in accordance with present technologies, a height to width ratio in excess of 20. It should be noted, however, that the inventive methods and systems can be applied for other high aspect ratio nanostructures as well.
- Referring to
FIG. 1 , stacked capacitor DRAM-cells are shown in a side view. It should be appreciated thatFIG. 1 merely serves as an illustration of fabricating stacked capacitor DRAM-cells, and the individual components shown inFIG. 1 are not true to scale. - In
FIG. 1 , asemiconductor wafer 2 is shown including asubstrate 4 of semi-conductive material (e.g., silicon). Thesemiconductor wafer 2 is used for fabricating a plurality of stackedcapacitor DRAM cells 6. EachDRAM cell 6 includes aselection transistor 10 and astacked capacitor 12. The stackedcapacitor 12 is located above thesubstrate surface 8. - The
transistor 10 is located in thesubstrate 4. Thetransistor 10 is formed by afirst junction 14 and asecond junction 16. Between thefirst junction 14 and the second junction 16 agate 20 is disposed above agate dielectric layer 18. Thegate 20 can include a stack of several layers (e.g., silicon and tungsten). The stack of several layers reduces the resistance of thegate 20. Thegate 20 also serves as a word line for addressing aspecific DRAM cell 6 of the plurality of DRAM cells during operation. - The
first junction 14 is connected to a bit-line contact 22. The bit-line contact 22 is disposed above thefirst junction 14. The bit-line contact 22 is connected to a bit-line 24 which is located above the bit-line contact 22. The bit-line 24 serves as a write or read line during operation. - The
second junction 16 is connected to acontact plug 26. Thecontact plug 26 is disposed above thesecond junction 16. Thecontact plug 26 serves as a connection to abottom electrode 28 of thecapacitor 12. Thebottom electrode 28 of thecapacitor 12 is located above thesubstrate surface 8. - In
FIG. 1 , thebottom electrodes 28 are shown in a cross sectional side view. For the three dimensional shape of thebottom electrode 28, many different geometries can be used including cylindrical, elliptical or rectangular. - As shown in
FIG. 1 , thebottom electrode 28 is formed with vertical side walls above thecontact plug 26. However, non-vertical side walls or side walls being laterally recessed are also conceivable. - The
bottom electrode 28 of thecapacitor 12 is covered by adielectric layer 30 which serves as the dielectric ofcapacitor 12. Above the dielectric layer 30 atop electrode 32 is disposed. Thetop electrode 32 of thecapacitor 12 is usually common to allDRAM cells 6 thus providing a connection betweenadjacent DRAM cells 6. - To a person skilled in the art, it is known that other elements might be necessary to fabricate working
DRAM cells 6. For example, an insulation betweenadjacent transistors 10 might be necessary to avoid electrical shorts to adjacent junction regions. In addition, a barrier layer between thecontact plug 26 and thebottom electrode 28 can be provided, if necessary, to eliminate diffusion of different materials. - Furthermore, an isolation material can be disposed around the contact plugs 26 to avoid shorts to
adjacent DRAM cells 6. It is also possible to dispose the bit-line 24 on top of thetop electrode 32 of thecapacitor 12 by using a modified bit-line contact 22. - Referring now to
FIG. 2 , asecond semiconductor wafer 2 is shown including asubstrate 4 of semi-conductive material (e.g., silicon). Thesemiconductor wafer 2 is used for fabricating a plurality of surroundinggate transistors 10. - Each
transistor 10 is located onpillars 21 formed on thesubstrate 4, where the transistor is formed by afirst junction 14 on the lower side of thepillar 21 and asecond junction 16 on the top side of thepillar 21. Agate dielectric layer 18 and agate 20 are disposed on the side walls of thepillar 21 between thefirst junction 14 and thesecond junction 16. - In an exemplary method of the invention for forming
DRAM cells 6 ofFIG. 1 , asemiconductor wafer 2 is first provided as shown inFIG. 3A . Thesemiconductor wafer 2 has thesubstrate 4, withtransistors 10 in the substrate (not shown) that have been formed for eachDRAM cell 6. - In
FIG. 3A , contact plugs 26 are shown on thesurface 8 of thesubstrate 4. As described above, the contact plugs 26 are used to contact the bottom electrodes with the junction regions of the transistors. The contact plugs 26 usually have a low resistance and are made of, e.g., arsenic doped amorphous silicon. As an example, in a technology providing 70 nm minimal feature size, adjacent contact plugs 26 are spaced from each other at a distance ranging from 50 nm to 200 nm. - On the
surface 8 ofsubstrate 4, ahard mask 40 as is deposited a mold layer. Thehard mask 40 may be composed of, e.g. silicon oxide. Thehard mask 40 serves later as a mold for thebottom electrode 28 of the stackedcapacitor DRAM cell 6. Accordingly, thethickness 41 of the hard mask directly affects the height of thebottom electrode 28 to be formed and, as a consequence, the capacitance of stackedcapacitor 12. Accordingly, thehard mask 40 must have a certain thickness which can be about 2 μm, e.g., for the 70 nm technology. However, other values for thethickness 41 might also be used, e.g., thicknesses in the range of 1 μm to 20 μm. - After the
hard mask 40 has been deposited, a plurality of openings ortrenches 48 are formed in themask layer 40, as shown inFIG. 3B . A photo lithographic patterned resist can be applied, e.g., to define the regions of thetrenches 48. Eachtrench 48 is arranged above arespective contact plug 26, as shown inFIG. 3B . Thetrenches 48 are formed using a reactive ion etching step. - During the etching step, material of the
mask layer 40 is removed, thus forming thetrench 48 from the top surface of the contact plugs 26. As a result, the bottom of thetrenches 48 are formed by the contact plugs 26 while theside walls 49 of the trench are formed withinhard mask 40. Etching oftrenches 48 preferably leads toside walls 49 which have a width in the range of 50 nm to 200 nm as measured at the center of thetrench 48. - Subsequently, a
conductive layer 50 is conformably deposited on thesemiconductor wafer 2. Theconductive layer 50 covers the top side of thehard mask 40, thetrench side walls 49, and the bottom part of thetrench 48, (including the contact plugs 26). A suitable material for forming theconductive layer 50 by deposition can be, e.g., doped amorphous silicon. Theconductive layer 50 serves later as thebottom electrode 28 of the stackedcapacitor 12 ofDRAM cell 6 once thehard mask 40 has been removed and the bottom electrodes are released. Therefore, the thickness of theconductive layer 50 affects the stability of the free-standingbottom electrodes 28. - In the next process step, a portion of the
conductive layer 50 is removed from the surface of thehard mask 40, as shown inFIG. 3C . This portion of theconductive layer 50 can be removed, e.g., by etching using a plasma etcher. Alternatively, thetrenches 48 can be filled with a fill material, followed by removing the portion of theconductive layer 50 from the top surface of thehard mask 40 by chemical mechanical polishing, and then removing the fill material from within thetrenches 48. According to these process steps, the fill material protects the inner sides of thetrenches 48 from residues which could be a problem during later process steps (e.g., deposition of the dielectric layer 30). - Referring to
FIG. 3D , the next process step includes removing thehard mask layer 40 in order to release the remaining part ofconductive layer 50 as free-standing nanostructures. The free-standing nanostructures form bottom electrodes of a stacked capacitor DRAM-cell 6, as described above and depicted inFIG. 1 . - In
FIGS. 4A and 4B , another process sequence of fabricating free-standing nanostructures in accordance with the invention is shown. Referring toFIG. 4A , thesurface 8 ofsemiconductor wafer 2 is covered with a patterned resist layer or any other suitable hard mask layer which has been structured by, e.g., a photo lithographic process step. Referring toFIG. 4B , the next process step includes releasing free-standingnanostructures 52 by etching. For example, the free-standingnanostructures 52 ofFIG. 4B are used as silicon pillars for surrounding gate transistors, such as the gate transistors described above and depicted inFIG. 2 . - According to an embodiment of the invention, both releasing of the free-standing pillars and the bottom electrodes, as described in above methods and depicted in
FIGS. 3A-3D and 4A-B, are performed by an etching step. In a first exemplary embodiment, the etching step employs an etching chemistry with a carbon dioxide fluid being in the liquid phase and an etching solution. The carbon dioxide fluid acts as a carrier for an etching solution which is chosen with respect to the material to be removed during the etching step. Referring to the embodiment shown inFIG. 3C , the mold layer can be composed of silicon-dioxide, such that a fluorine based etching chemistry (e.g., a formulation of a hydrofluoric acid) can be used to etch the mold layer. - In addition, the etching chemistry is a mixture of carbon dioxide, the etching solution and a co-solvent. For the co-solvent, an alcohol/de-ionized water-mixture can be chosen, but alcohol, alkane, ketone, amine or fluorine containing mixtures can be used as well. Suitable substances are specified below.
- Furthermore, a surfactant can be incorporated in the etching chemistry in order to enhance water incorporation. The surfactant should be compatible with the carbon dioxide fluid. Again, suitable substances are specified below.
- In a second exemplary embodiment, the process steps to release the free-standing structures are performed by an etching step mediated by a supercritical carbon dioxide fluid. In general, a supercritical fluid are compounds above the so-called critical point in the pressure/temperature phase diagram at a certain critical temperature and critical pressure. The supercritical state is often called the fourth state of matter. Supercritical fluids exhibit properties of both liquids and fluids. For example, transport properties like viscosity are similar to gases while solvating properties like density are similar to those of liquids.
- According to an embodiment of the invention, a system is provided, as shown in
FIG. 5 , that includes aprocess chamber 60. Theprocess chamber 60 is configured (e.g., suitably dimensioned) to accommodate thesemiconductor wafer 2. As shown inFIG. 5 , theprocess chamber 60 is connected to areservoir 62 capable of delivering carbon dioxide in the supercritical phase. In addition, the system shown inFIG. 5 allows for adding extra substances with controlled concentrations, such as etching agents and/or co-solvents, as described below. Furthermore, theprocess chamber 60 can be pressurized and is operated with a controlled temperature. This is achieved by acontrol unit 64, which is schematically connected toreservoir 62 andprocess chamber 60. - For the supercritical fluid system shown in
FIG. 5 many commercially available systems can be used. As an example, TELSSI, Inc. and SC Fluids Inc. provide supercritical fluid tools. Tools from other vendors might be used as well. - Before processing is started, the
semiconductor wafer 2 is introduced into theprocess chamber 60. In the next step, an etching chemistry is injected into theprocess chamber 60. The etching chemistry is used to etch thehard mask layer 40 and to release thestructural elements 52 as free-standing nanostructures on thesemiconductor wafer 2. The etching chemistry includes the supercritical or liquid carbon dioxide fluid and an etching solution. The etching solution is chosen with respect to the material to be removed during the etching step. According to the embodiment shown inFIG. 3C , thehard mask layer 40 or mold layer is composed of silicon-dioxide. Accordingly, a fluorine based etching chemistry might be used. - The etching chemistry can be a formulation of a hydrofluoric acid in mixture of carbon dioxide and a co-solvent. Preferably, the hydrofluoric acid is added to the etching chemistry on the level of a few micro-liter per liter of the etching chemistry.
- For the co-solvent, an alcohol/de-ionized water-mixture can be chosen, but alcohol, alkane (e.g., hexane), ketone (e.g., acetone), amine and/or fluorine containing mixtures can be used as well. Suitable alcohol substances include methanol, ethanol, propanol, iso-propanol, butanol and/or pentanol. Suitable amine substances include n-methylpyrrolidone, di-glycol amine, di-isopropyl amine and/or tri-isopropyl amine. Suitable fluorine containing substances include ammonium fluoride and/or 1,1,1-fluoro methane.
- In addition, one or more surfactants can be incorporated in the etching chemistry in order to enhance water incorporation. The surfactant should be compatible with the supercritical carbon dioxide fluid. For example, an anionic surfactant such as sodium dioctyl sulfosuccinate and its derivatives (e.g., AEROSOL-OT and its derivatives, available from Cytec Industries, West Paterson, NJ, www.cytec.com) and/or a nonionic surfactant can be used. Suitable non-ionic surfactants include ethylene oxide; octylphenol ethoxylates, alkyl polyglucosides, and derivatives of each (e.g., TRITON series of nonionic surfactants, available from Dow Chemical, Midland, Mich., www.dow.com); and/or acetylenic diols, alkoxylated acetylenic diols, and derivatives of each (e.g., SURFYNOL and DYNOL surfactants available from Air Products and Chemicals, Allentown, Pa., www.airproducts.com).
- The etching chemistry containing the supercritical carbon dioxide fluid and the etching solution is injected at a temperature and pressure above the critical point of carbon dioxide, which is located above about 34° C. and about 1050 psi in the phase diagram.
- Preferably, the etching chemistry is injected into the
process chamber 60 at a single transparent phase in a temperature and pressure range selected between 50° C. and 100° C. and at about 1100 psi. In this temperature and pressure range, the density of the supercritical carbon dioxide fluid is in the range between 0.4 and 0.8 g/mL (g/mL=gram/milliliter). The supercritical state is further characterized by a low viscosity and negligible zero surface tension. - When injecting the etching chemistry in the process chamber, the
semiconductor wafer 2 is etched. As a result, themold layer 40 is completely removed from thesurface 8 of thesemiconductor wafer 2. Thebottom electrodes 28 are released as free-standingnanostructures 52 on thesurface 8 of thesemiconductor wafer 2. - It should be noted, that the same process chamber can be used for processing the non-supercritical liquid carbon dioxide fluid as described above by selecting proper processing conditions, i.e. a temperature and pressure below the critical point of carbon dioxide.
- After etching the free-standing nanostructures, contaminants may be present on the surface of the free-standing nanostructures. As an example, particles from the
mold layer 40 or particles from other materials present onsemiconductor wafer 2 aggregate on the surface of the free-standing nanostructures. In order to remove these particles from the surface of the free-standingnanostructures 52, a cleaning chemistry or composition is injected into theprocess chamber 60. As a result, particles aggregated to the surface of the structural elements of the free-standingnanostructures 52 on thesemiconductor wafer 2 are removed. - The cleaning chemistry can be a mixture of a supercritical carbon-dioxide fluid and a cleaning solution. As described previously with respect to the etching step, the cleaning chemistry containing the supercritical carbon dioxide fluid and the etching solution is injected at a temperature and pressure above the critical point of carbon dioxide, which is located above about 34° C. and about 1050 psi in the phase diagram.
- According to a first exemplary embodiment, a further etching solution similar to the previously described etching solution is used for the cleaning solution. The etching solution is chosen with respect to the material to be removed during the cleaning step. According to the embodiment shown in
FIG. 3B , the free-standingnanostructures 52 are composed of silicon. Accordingly, an acid based etching chemistry (for instance HF, H2SO4 or HCl based chemistries) or a dilute basic chemistry such as ammonia based chemistry might be used. An etching chemistry combining the use of surfactants can also be used. Various classes of surfactants may be used in SCCO2, such as anionic surfactants like AEROSOL-OT (AOT, “branched” AOTs with methylated groups, fluorinated AOTs), nonionic surfactants such as TRITON and all its derivates. - In this case, etch residues are removed by the surfactants via transport in micelle structures. Micelle structures can exist in different shapes including spherical, cylindrical and the like. Generally, surfactants have a hydrophilic and a hydrophobic part of the molecules. The hydrophilic part forms in case of non-polar solvents the core of the micelle while the hydrophobic part remain on the surface of the micelle. Micelles assist in cleaning by incorporating the contaminants into their core.
- As a result, the cleaning solution etches the surface of the free-standing
nanostructures 52 up to a thickness between 5 Å and 100 Å in order to facilitate the separation of particles from the surface of the free-standingnanostructures 52. - In a second exemplary embodiment, a cleaning solution being capable of reducing the aggregation of particles to the free-standing
nanostructures 52 is used. Aggregation of particles is generally described by the so-called zeta-potential. - In D. J. Shaw, Introduction to Colloid and Surface Chemistry, Butterworth-Heinemann Oxford (1993), page 183, which is incorporated herein by reference, the concept of the zeta potential is described more detailed. As particles dispersed in a solution, in this case the cleaning solution, are surrounded by oppositely charged ions. The layer of opposite charge ions is called the fixed layer and is accompanied by a cloud-like area being formed of a ions having opposite polarities so that the whole area appears electrically neutral. The zeta-potential is considered to be the electrical potential within the cloud-like area. When this potential is overcome by the Van-der-Waals binding force, particles tend to aggregate. Accordingly, the cleaning solution should have a zeta-potential leading to a sufficient repulsive force between particle and wafer surface. As a consequence, the cleaning solution changes the zeta-potential of the surface of the free-standing nanostructures to promote the separation of the particles from the surface of the free-standing
nanostructures 52. - To further enhance the removal of particles, it is also conceivable to apply a mechanical force to the particles. The mechanical force promotes to fully remove the particles from the surface of the free-standing
nanostructures 52. - In a first exemplary embodiment, the mechanical force is applied as a megasonic sound wave. Accordingly, a megasonic source (or transducer) is provided which is preferably arranged inside the
process chamber 60 with an electrical power feed through. The transducer is immersed into the fluid for an effective transfer of the megasonic energy to the wafer surface. Optionally, the megasonics may also be directed to the wafer surface by a quartz rod acoustically coupled to a transducer, as disclosed in U.S. Pat. No. 6,684,890, incorporated herein by reference in its entirety. - In a second exemplary embodiment, the mechanical force is applied by periodically increasing and decreasing of the pressure of
process chamber 60. It is conceivable to operate theprocess chamber 60 in a range between 1000 and 7000 psi for 1 to 20 cycles, for example. In order to increase the efficiency of the cycles, the pressure may be increased and especially decreased within less than 2 seconds, but the speed of pressure increase or decrease may be limited by the mechanical force applied to the components in the process chamber, especially the wafer substrate. Other increase and decrease sequences of the pressure inprocess chamber 60 might be used as well. - In a third exemplary embodiment, the mechanical force is applied by agitation of the cleaning chemistry. The agitation device may be operated in a rotational movement and may be formed by metallic wings being located within the
process chamber 60 above thesemiconductor wafer 2. For reducing metal contamination, the agitation device might be coated with a polymer (e.g., polyether ether ketone (PEEK)) so that it remains resistant to chemical attack under high pressure and temperature conditions. The shape of the wings as well as distance of the wings to the surface ofsemiconductor wafer 2 might be adjusted to generate a optimized fluid streaming profile so as to achieve most efficient removal of particle and reduced damage to the structures on the surface ofsemiconductor wafer 2. - In order to remove etching residues during the etching step or cleaning residues during the cleaning step, the
semiconductor wafer 2 is rinsed in the next step. This is achieved by flooding a supercritical carbon dioxide fluid into theprocess chamber 60. Flooding is performed with a controlled gradient of flow of the supercritical carbon dioxide fluid which ensures that the etching chemistry is progressively removed from the reaction mixture. - After the rinse step, an optional flushing of the free-standing nanostructures is performed within the
process chamber 60. Again, a supercritical carbon dioxide fluid is used. The flow of the supercritical carbon dioxide fluid is selected in the range from 0.1 L/min to 5 L/min, preferably between 0.5 L/min and 2 L/min (L/min=liters per minute). Again, both the rinse step and the flushing step can also be performed with non-supercritical liquid carbon dioxide fluid. Preferably, thesame process chamber 60 is used for performing the etching, rinse and flushing steps by selecting proper processing conditions, i.e. a temperature and pressure above or below the critical point of the carbon dioxide fluid. - Afterwards a drying step of the semiconductor wafer is performed. This is achieved by venting out supercritical or liquid carbon dioxide fluid from the
process chamber 60. During this step the pressure created by the venting supercritical carbon dioxide fluid within the process chamber is released. Since the supercritical carbon dioxide fluid has negligible surface tension properties, capillary forces do not occur during drying. Accordingly, the process sequence according to this embodiment of the invention is free of stiction. - According to the embodiment of the invention, stiction free processing is achieved by employing unique properties of carbon dioxide in the supercritical state and/or liquid state. The supercritical state is a high density phase characterized by a low viscosity and a zero surface tension, thus enabling better solubility and efficiency of the etching chemistry. On the other hand, the gas phase presents high diffusion capabilities, allowing for easy solvent removal and greater drying efficiency. Another feature of the embodiment of the invention is that the process is run entirely in the
same process chamber 60, ensuring that the nanostructures remain permanently wetted, and thus eliminating all together capillary forces. This is possible by making good use of the carbon dioxide various states, i.e. supercritical, liquid and gas. The process sequence according to the invention also offers additional advantages as carbon dioxide is a non-flammable and non-toxic substance and can easily be recycled. - Still another feature of the embodiment of the invention is that a cleaning step is performed after etching the free-standing nanostructures. Again, the cleaning step runs in the
same process chamber 60 and ensures that the nanostructures are essentially particle free before further processing continues. - Accordingly, problems encountered in the prior art with respect to high aspect ratio nanostructures are circumvented, as shown below.
- Referring now to
FIGS. 6A and 6B ,bottom electrodes 28 of stacked capacitor DRAM-cells are shown which are fabricated by applying prior art wet etching and drying techniques. InFIG. 6A , a first SEM-picture 80 showsbottom electrodes 28 of stacked capacitor DRAM-cells in a side view. InFIG. 6B , a second SEM-picture 82 showsbottom electrodes 28 of stacked capacitor DRAM-cells in a top view. Stiction between the neighboring cylinders ofbottom electrodes 28 is clearly visible in the first SEM-picture 80 and in the second SEM-picture 82. - Referring now to
FIG. 7 , free-standingnanostructures 52 of surrounding gate transistors are shown which are fabricated by applying prior art wet etching and drying techniques. InFIG. 7 , a third SEM-picture 84 showsnanostructures 52 in a side view. Stiction between the neighboringnanostructures 52 is clearly visible in the third SEM-picture 84. - Referring now to
FIG. 8 , a flowchart of method steps is provided for utilizing the system ofFIG. 5 . Referring to the flowchart, asemiconductor wafer 2 is provided instep 100. Instep 102, aprocess chamber 60 is provided, which is configured to accommodate thesemiconductor wafer 2. Instep 104, thesemiconductor wafer 2 is introduced into theprocess chamber 60. Instep 106, an etching chemistry is injected into theprocess chamber 60 to etch the patternedlayer 40 and to release free-standing nanostructures on thesemiconductor wafer 2. The etching chemistry includes a supercritical or liquid carbon dioxide fluid and an etching solution. Instep 108, the semiconductor wafer is rinsed by flooding a supercritical or liquid carbon dioxide fluid into theprocess chamber 60. Instep 110, thesemiconductor wafer 2 is dried by injecting a supercritical carbon dioxide fluid into theprocess chamber 60 and by venting out the supercritical carbon dioxide fluid from theprocess chamber 60. - Referring now to
FIG. 9 , a flowchart of method steps is provided for utilizing the system ofFIG. 5 to perform cleaning of free-standing nanostructures. Referring to the flowchart, asemiconductor wafer 2 is provided instep 200. Thesemiconductor wafer 2 has a substrate and a patterned layer above the substrate. The patterned layer includes structural elements as free-standingnanostructures 52 on the substrate ofsemiconductor wafer 2. Instep 202, aprocess chamber 60 is provided, which is configured to accommodate thesemiconductor wafer 2. Instep 204, thesemiconductor wafer 2 is introduced into theprocess chamber 60. Instep 206, a cleaning chemistry/composition is injected into theprocess chamber 60 to remove particles from the surface of free-standingnanostructures 52 on thesemiconductor wafer 2. The cleaning chemistry includes a supercritical carbon-dioxide fluid and a cleaning solution. Instep 208, the semiconductor wafer is rinsed by flooding a supercritical dioxide fluid into theprocess chamber 60. Instep 210, thesemiconductor wafer 2 is dried by venting out the supercritical carbon dioxide fluid from theprocess chamber 60. - Having described embodiments for a method and a system for fabricating free-standing semiconductor structures, it is believed that other modifications, variations and changes will be suggested to those skilled in the art in view of the teachings set forth herein. It is therefore to be understood that all such variations, modifications and changes are believed to fall within the scope of the present invention as defined by the appended claims and their equivalents.
-
-
- 2 wafer
- 4 substrate
- 6 DRAM cell
- 8 substrate surface
- 10 transistor
- 12 capacitor
- 14 first junction
- 16 second junction
- 18 gate dielectric layer
- 19 pillar
- 20 gate
- 22 bitline contact
- 24 bitline
- 26 contact plug
- 28 bottom electrode
- 30 dielectric layer
- 32 top electrode
- 40 hard mask
- 41 width of hard mask
- 48 trench
- 49 trench sidewall
- 50 conductive layer
- 52 free-standing nanostructures
- 60 process chamber
- 62 reservoir
- 64 control unit
- 80 first SEM picture
- 82 second SEM picture
- 84 third SEM picture
- 100-110 process steps
- 200-210 process steps
Claims (35)
1. A method for fabricating and cleaning free-standing nanostructures, comprising the steps of:
providing a semiconductor wafer comprising a substrate and a patterned layer above the substrate, the patterned layer comprising a plurality of openings extending from an upper surface of the patterned layer to an upper surface of the substrate, and structural elements being arranged within the openings;
providing a process chamber, the process chamber being configured to receive the semiconductor wafer;
introducing the semiconductor wafer into the process chamber;
injecting an etching chemistry into the process chamber to etch the patterned layer and to release the structural elements as free-standing nanostructures on the semiconductor wafer, the etching chemistry comprising a carbon dioxide fluid and an etching solution;
injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and cleaning solution;
rinsing the semiconductor wafer by flooding a carbon dioxide fluid into the process chamber; and
drying the semiconductor wafer by injecting a supercritical carbon dioxide fluid into the process chamber and by venting out the supercritical carbon dioxide fluid from the process chamber.
2. The method of claim 1 , wherein the carbon dioxide fluid is in a liquid state in the etching chemistry injected into the process chamber.
3. The method of claim 1 , wherein the carbon dioxide fluid is in a supercritical state in the etching chemistry injected into the process chamber.
4. The method of claim 3 , wherein the injection of the supercritical carbon dioxide fluid containing etching chemistry into the process chamber is performed at a single transparent phase of the supercritical carbon dioxide fluid.
5. The method of claim 4 , wherein the step of injecting the etching chemistry into the process chamber is performed at a pressure of the supercritical carbon dioxide fluid within the process chamber being above 1000 psi.
6. The method of claim 5 , wherein the step of injecting the etching chemistry into the process chamber is performed at a temperature of the supercritical carbon dioxide fluid within the process chamber being above 40° C.
7. The method of claim 1 , wherein the carbon dioxide fluid is in a liquid state during the rinsing of the semiconductor wafer.
8. The method of claim 1 , wherein the carbon dioxide fluid is in a supercritical state during the rinsing of the semiconductor wafer.
9. The method of claim 8 , wherein the rinsing of the semiconductor wafer is performed at constant pressure and constant temperature of the supercritical carbon dioxide fluid within the process chamber.
10. The method of claim 1 , wherein the step of drying the semiconductor wafer further includes releasing the pressure created by the venting supercritical carbon dioxide fluid within the process chamber.
11. The method of claim 1 , wherein, prior to the step of drying the semiconductor wafer, the method further comprises:
flushing the free-standing nanostructures with a supercritical carbon dioxide fluid at flow ranging from about 0.1 L/min to about 5 L/min.
12. The method of claim 1 , wherein adjacent openings of the plurality of openings of the semiconductor wafer are spaced at a distance of about 200 nm or less.
13. The method of claim 12 , wherein the patterned layer of the semiconductor wafer has a thickness in the range of about 1 μm to about 20 μm.
14. The method of claim 13 , wherein openings of the plurality of openings of the semiconductor wafer have a width of about 200 nm or less.
15. The method of claim 1 , wherein the cleaning solution of the cleaning chemistry changes the zeta-potential of the surface of the free-standing nanostructures to promote the separation of the particles from the surface of the free-standing nanostructures.
16. The method of claim 1 , wherein the cleaning solution of the cleaning chemistry etches the surface of the free-standing nanostructures up to a thickness between 5 Å and 100 Å so as to promote the separation of the particles from the surface of the free-standing nanostructures.
17. The method of claim 16 , wherein the cleaning solution of the cleaning chemistry comprises an etchant being selected from the group consisting of HF, H2SO4, HCl, H2O2, and NH3.
18. The method of claim 16 , wherein the cleaning solution comprises one of an anionic surfactant and a non-ionic surfactant that allows for etch residues and particles to be transported away from the semiconductor in micellar structures.
19. The method of claim 18 , wherein the anionic surfactant comprises one of a sodium dioctyl sulfosuccinate and a sodium dioctyl sulfosuccinate derivative.
20. The method of claim 18 , wherein the non-ionic surfactant is selected from the group consisting of ethylene oxide, octylphenol ethoxylates, alkyl polyglucosides, acetylenic diols, alkoxylated acetylenic diols, derivatives of each, and combinations thereof.
21. The method of claim 15 , further comprising:
applying a mechanical force to the particles in order to fully remove the particle from the surface of the free-standing nanostructures.
22. The method of claim 21 , wherein the mechanical force comprises application of megasonics.
23. The method of claim 21 , wherein the mechanical force comprises periodical increasing and decreasing of the chamber pressure.
24. The method of claim 21 , wherein the mechanical force comprises agitation of the cleaning chemistry.
25. A method for cleaning free-standing nanostructures, comprising the steps of:
providing a semiconductor wafer having a substrate and a patterned layer above the substrate, the patterned layer comprising structural elements as free-standing nanostructures;
providing a process chamber, the process chamber being configured to receive the semiconductor wafer;
introducing the semiconductor wafer into the process chamber;
injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and a cleaning solution;
rinsing the semiconductor wafer by flooding a supercritical carbon-dioxide fluid into the process chamber; and
drying the semiconductor wafer by venting out the supercritical carbon-dioxide fluid from the process chamber.
26. The method of claim 25 , wherein at least part of the free-standing nanostructures have a height-to-width-ratio of 20 or larger.
27. The method of claim 26 , wherein the free-standing nanostructures are aligned with respect to each other and the substrate to facilitate forming of bottom electrodes of a stacked capacitor memory cell.
28. The method of claim 26 , wherein the free-standing nanostructures are aligned with respect to each other and the substrate to facilitate forming of active transistors of a surrounding gate transistor.
29. The method of claim 25 , wherein the cleaning solution of the cleaning chemistry changes the zeta-potential of the surface of the free-standing nanostructures to promote the separation of the particles from the surface of the free-standing nanostructures.
30. The method of claim 25 , wherein the cleaning solution etches the surface of the free-standing nanostructures up to a thickness between 5 Å and 100 Å so as to promote the separation of the particles from the surface of the free-standing nanostructures.
31. The method of claim 29 further comprising:
applying a mechanical force to the particles in order to fully remove the particles from the surface of the free-standing nanostructures.
32. The method of claim 31 , wherein the mechanical force comprises application of megasonics.
33. The method of claim 31 , wherein the mechanical force comprises periodical increasing and decreasing of the chamber pressure.
34. The method of claim 31 , wherein the mechanical force comprises agitation of the cleaning chemistry.
35. A system for fabricating and cleaning free-standing nanostructures, comprising:
a semiconductor wafer comprising a substrate and a patterned layer disposed above the substrate, the patterned layer comprising a plurality of openings extending from the surface of the patterned layer to the surface of the substrate and structural elements being arranged within the openings;
a process chamber, the process chamber being configured to receive the semiconductor wafer;
means for introducing the semiconductor wafer into the process chamber;
means for injecting an etching chemistry into the process chamber to etch the patterned layer and to release the structural elements as free-standing nanostructures on the semiconductor wafer, the etching chemistry comprising a liquid or supercritical carbon dioxide fluid and an etching solution;
means for injecting a cleaning chemistry into the process chamber in order to remove particles from the surface of structural elements being free-standing nanostructures on the semiconductor wafer, the cleaning chemistry comprising a supercritical carbon-dioxide fluid and cleaning solution;
means for rinsing the semiconductor wafer by flooding supercritical carbon dioxide fluid into the process chamber; and
means for drying the semiconductor wafer by venting out supercritical carbon dioxide fluid from the process chamber.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/325,631 US20060194404A1 (en) | 2005-02-25 | 2006-01-05 | Method and system for fabricating and cleaning free-standing nanostructures |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/066,320 US7008853B1 (en) | 2005-02-25 | 2005-02-25 | Method and system for fabricating free-standing nanostructures |
US11/325,631 US20060194404A1 (en) | 2005-02-25 | 2006-01-05 | Method and system for fabricating and cleaning free-standing nanostructures |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/066,320 Continuation-In-Part US7008853B1 (en) | 2005-02-25 | 2005-02-25 | Method and system for fabricating free-standing nanostructures |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060194404A1 true US20060194404A1 (en) | 2006-08-31 |
Family
ID=35966215
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/066,320 Expired - Fee Related US7008853B1 (en) | 2005-02-25 | 2005-02-25 | Method and system for fabricating free-standing nanostructures |
US11/325,631 Abandoned US20060194404A1 (en) | 2005-02-25 | 2006-01-05 | Method and system for fabricating and cleaning free-standing nanostructures |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/066,320 Expired - Fee Related US7008853B1 (en) | 2005-02-25 | 2005-02-25 | Method and system for fabricating free-standing nanostructures |
Country Status (5)
Country | Link |
---|---|
US (2) | US7008853B1 (en) |
JP (1) | JP2006237620A (en) |
KR (1) | KR100810808B1 (en) |
CN (1) | CN1825538A (en) |
TW (1) | TWI281198B (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090042401A1 (en) * | 2007-08-06 | 2009-02-12 | Micron Technology, Inc. | Compositions and methods for substantially equalizing rates at which material is removed over an area of a structure or film that includes recesses or crevices |
US20100072169A1 (en) * | 2008-09-24 | 2010-03-25 | Lam Research | Methods and Systems for Preventing Feature Collapse During Microelectronic Topography Fabrication |
US20100071726A1 (en) * | 2008-09-24 | 2010-03-25 | Lam Research Corporation | Method and system of drying a microelectronic topography |
US20100184301A1 (en) * | 2009-01-20 | 2010-07-22 | Lam Research | Methods for Preventing Precipitation of Etch Byproducts During an Etch Process and/or Subsequent Rinse Process |
WO2010090780A1 (en) * | 2009-01-20 | 2010-08-12 | Lam Research | Methods for preventing precipitation of etch byproducts during an etch process and/or a subsequent rinse process |
US20110117752A1 (en) * | 2009-11-18 | 2011-05-19 | Kwon Taek Lim | Method and system for etching a silicon dioxide film using densified carbon dioxide |
US20120080059A1 (en) * | 2006-05-24 | 2012-04-05 | Lee Hyo-San | Etching, cleaning and drying methods using supercritical fluid and chamber systems using these methods |
US20140011366A1 (en) * | 2011-03-18 | 2014-01-09 | Basf Se | Method for manufacturing integrated circuit devices, optical devices, micromachines and mechanical precision devices having patterned material layers with line-space dimensions of 50 nm and less |
TWI641021B (en) * | 2016-09-12 | 2018-11-11 | 日商斯庫林集團股份有限公司 | Substrate processing method and substrate processing apparatus |
US11373860B2 (en) | 2016-09-16 | 2022-06-28 | SCREEN Holdings Co., Ltd. | Method of restoring collapsed pattern, substrate processing method, and substrate processing device |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102006015382A1 (en) * | 2006-04-03 | 2007-10-04 | Robert Bosch Gmbh | Process to treat surgical implant having nano-scale pores with carbon dioxide in supercritical condition |
US20080125342A1 (en) * | 2006-11-07 | 2008-05-29 | Advanced Technology Materials, Inc. | Formulations for cleaning memory device structures |
US20080166878A1 (en) * | 2007-01-08 | 2008-07-10 | Sharp Laboratories Of America, Inc. | Silicon nanostructures and fabrication thereof |
US8258037B2 (en) | 2009-08-26 | 2012-09-04 | International Business Machines Corporation | Nanopillar decoupling capacitor |
CN102299051B (en) * | 2010-06-25 | 2014-04-02 | 中国科学院微电子研究所 | Method and device for drying micro-electronic part |
KR101329317B1 (en) * | 2011-12-07 | 2013-11-25 | 한국과학기술연구원 | Apparatus and method for drying substrate |
KR101332306B1 (en) * | 2012-03-30 | 2013-11-22 | 한국기계연구원 | Method for manufacturing nano freestanding nano thin-film |
KR102037844B1 (en) | 2013-03-12 | 2019-11-27 | 삼성전자주식회사 | Apparatus for treating substrate using supercritical fluid, substrate treatment system comprising the same, and method for treating substrate |
US10796969B2 (en) * | 2018-09-07 | 2020-10-06 | Kla-Tencor Corporation | System and method for fabricating semiconductor wafer features having controlled dimensions |
US11515178B2 (en) * | 2020-03-16 | 2022-11-29 | Tokyo Electron Limited | System and methods for wafer drying |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4944837A (en) * | 1988-02-29 | 1990-07-31 | Masaru Nishikawa | Method of processing an article in a supercritical atmosphere |
US5013366A (en) * | 1988-12-07 | 1991-05-07 | Hughes Aircraft Company | Cleaning process using phase shifting of dense phase gases |
US5783082A (en) * | 1995-11-03 | 1998-07-21 | University Of North Carolina | Cleaning process using carbon dioxide as a solvent and employing molecularly engineered surfactants |
US5908510A (en) * | 1996-10-16 | 1999-06-01 | International Business Machines Corporation | Residue removal by supercritical fluids |
US6024801A (en) * | 1995-05-31 | 2000-02-15 | Texas Instruments Incorporated | Method of cleaning and treating a semiconductor device including a micromechanical device |
US6149828A (en) * | 1997-05-05 | 2000-11-21 | Micron Technology, Inc. | Supercritical etching compositions and method of using same |
US6277753B1 (en) * | 1998-09-28 | 2001-08-21 | Supercritical Systems Inc. | Removal of CMP residue from semiconductors using supercritical carbon dioxide process |
US6286231B1 (en) * | 2000-01-12 | 2001-09-11 | Semitool, Inc. | Method and apparatus for high-pressure wafer processing and drying |
US6306564B1 (en) * | 1997-05-27 | 2001-10-23 | Tokyo Electron Limited | Removal of resist or residue from semiconductors using supercritical carbon dioxide |
US6500605B1 (en) * | 1997-05-27 | 2002-12-31 | Tokyo Electron Limited | Removal of photoresist and residue from substrate using supercritical carbon dioxide process |
US6558475B1 (en) * | 2000-04-10 | 2003-05-06 | International Business Machines Corporation | Process for cleaning a workpiece using supercritical carbon dioxide |
US6562146B1 (en) * | 2001-02-15 | 2003-05-13 | Micell Technologies, Inc. | Processes for cleaning and drying microelectronic structures using liquid or supercritical carbon dioxide |
US20030116176A1 (en) * | 2001-04-18 | 2003-06-26 | Rothman Laura B. | Supercritical fluid processes with megasonics |
US6602349B2 (en) * | 1999-08-05 | 2003-08-05 | S.C. Fluids, Inc. | Supercritical fluid cleaning process for precision surfaces |
US20040003828A1 (en) * | 2002-03-21 | 2004-01-08 | Jackson David P. | Precision surface treatments using dense fluids and a plasma |
US20040035021A1 (en) * | 2002-02-15 | 2004-02-26 | Arena-Foster Chantal J. | Drying resist with a solvent bath and supercritical CO2 |
US6703316B2 (en) * | 2001-04-27 | 2004-03-09 | Kabushiki Kaisha Kobe Seiko Sho | Method and system for processing substrate |
US20040118812A1 (en) * | 2002-08-09 | 2004-06-24 | Watkins James J. | Etch method using supercritical fluids |
US20040134885A1 (en) * | 2003-01-14 | 2004-07-15 | Iyer Subramanyam A. | Etching and cleaning of semiconductors using supercritical carbon dioxide |
US20050053566A1 (en) * | 2001-12-11 | 2005-03-10 | Son Nguyen-Kim | Cosmetic agent containing at least one copolymer having nvinyllactam units |
US20060186088A1 (en) * | 2005-02-23 | 2006-08-24 | Gunilla Jacobson | Etching and cleaning BPSG material using supercritical processing |
US7105447B2 (en) * | 2003-11-14 | 2006-09-12 | Sony Corporation | Etching method |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3265340B2 (en) * | 1995-07-26 | 2002-03-11 | シャープ株式会社 | Resist removal method and resist stripper |
KR19990000357A (en) * | 1997-06-05 | 1999-01-15 | 윤종용 | Semiconductor manufacturing device |
JP2000106358A (en) | 1998-09-29 | 2000-04-11 | Mitsubishi Electric Corp | Semiconductor manufacturing apparatus and method for processing semiconductor substrate |
US7189435B2 (en) * | 2001-03-14 | 2007-03-13 | University Of Massachusetts | Nanofabrication |
JP4044300B2 (en) | 2001-04-27 | 2008-02-06 | 株式会社神戸製鋼所 | Wafer processing equipment and processing method |
JP2003179026A (en) * | 2001-12-13 | 2003-06-27 | Hitachi Ltd | Method of manufacturing semiconductor device |
CN100335969C (en) * | 2002-04-12 | 2007-09-05 | 东京毅力科创株式会社 | Method of treatment of porous dielectric films to reduce damage during cleaning |
JP2004088095A (en) * | 2002-08-07 | 2004-03-18 | Sony Corp | Washing method |
JP2004225152A (en) * | 2003-01-27 | 2004-08-12 | Tokyo Electron Ltd | Method for treating substrate and method for manufacturing semiconductor device |
KR100534103B1 (en) * | 2004-01-14 | 2005-12-06 | 삼성전자주식회사 | Method of fabricating a microelectronic device using supercritical fluid |
-
2005
- 2005-02-25 US US11/066,320 patent/US7008853B1/en not_active Expired - Fee Related
-
2006
- 2006-01-05 US US11/325,631 patent/US20060194404A1/en not_active Abandoned
- 2006-01-18 TW TW095101977A patent/TWI281198B/en not_active IP Right Cessation
- 2006-02-24 KR KR1020060018457A patent/KR100810808B1/en not_active IP Right Cessation
- 2006-02-24 CN CNA2006100592264A patent/CN1825538A/en active Pending
- 2006-02-27 JP JP2006050772A patent/JP2006237620A/en active Pending
Patent Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4944837A (en) * | 1988-02-29 | 1990-07-31 | Masaru Nishikawa | Method of processing an article in a supercritical atmosphere |
US5013366A (en) * | 1988-12-07 | 1991-05-07 | Hughes Aircraft Company | Cleaning process using phase shifting of dense phase gases |
US6024801A (en) * | 1995-05-31 | 2000-02-15 | Texas Instruments Incorporated | Method of cleaning and treating a semiconductor device including a micromechanical device |
US5783082A (en) * | 1995-11-03 | 1998-07-21 | University Of North Carolina | Cleaning process using carbon dioxide as a solvent and employing molecularly engineered surfactants |
US5908510A (en) * | 1996-10-16 | 1999-06-01 | International Business Machines Corporation | Residue removal by supercritical fluids |
US5976264A (en) * | 1996-10-16 | 1999-11-02 | International Business Machines Corporation | Removal of fluorine or chlorine residue by liquid CO2 |
US6149828A (en) * | 1997-05-05 | 2000-11-21 | Micron Technology, Inc. | Supercritical etching compositions and method of using same |
US6500605B1 (en) * | 1997-05-27 | 2002-12-31 | Tokyo Electron Limited | Removal of photoresist and residue from substrate using supercritical carbon dioxide process |
US6306564B1 (en) * | 1997-05-27 | 2001-10-23 | Tokyo Electron Limited | Removal of resist or residue from semiconductors using supercritical carbon dioxide |
US6277753B1 (en) * | 1998-09-28 | 2001-08-21 | Supercritical Systems Inc. | Removal of CMP residue from semiconductors using supercritical carbon dioxide process |
US6331487B2 (en) * | 1998-09-28 | 2001-12-18 | Tokyo Electron Limited | Removal of polishing residue from substrate using supercritical fluid process |
US6602349B2 (en) * | 1999-08-05 | 2003-08-05 | S.C. Fluids, Inc. | Supercritical fluid cleaning process for precision surfaces |
US6286231B1 (en) * | 2000-01-12 | 2001-09-11 | Semitool, Inc. | Method and apparatus for high-pressure wafer processing and drying |
US6357142B1 (en) * | 2000-01-12 | 2002-03-19 | Semitool, Inc. | Method and apparatus for high-pressure wafer processing and drying |
US6558475B1 (en) * | 2000-04-10 | 2003-05-06 | International Business Machines Corporation | Process for cleaning a workpiece using supercritical carbon dioxide |
US6562146B1 (en) * | 2001-02-15 | 2003-05-13 | Micell Technologies, Inc. | Processes for cleaning and drying microelectronic structures using liquid or supercritical carbon dioxide |
US20030116176A1 (en) * | 2001-04-18 | 2003-06-26 | Rothman Laura B. | Supercritical fluid processes with megasonics |
US6703316B2 (en) * | 2001-04-27 | 2004-03-09 | Kabushiki Kaisha Kobe Seiko Sho | Method and system for processing substrate |
US20050053566A1 (en) * | 2001-12-11 | 2005-03-10 | Son Nguyen-Kim | Cosmetic agent containing at least one copolymer having nvinyllactam units |
US20040035021A1 (en) * | 2002-02-15 | 2004-02-26 | Arena-Foster Chantal J. | Drying resist with a solvent bath and supercritical CO2 |
US20040003828A1 (en) * | 2002-03-21 | 2004-01-08 | Jackson David P. | Precision surface treatments using dense fluids and a plasma |
US20040118812A1 (en) * | 2002-08-09 | 2004-06-24 | Watkins James J. | Etch method using supercritical fluids |
US20040134885A1 (en) * | 2003-01-14 | 2004-07-15 | Iyer Subramanyam A. | Etching and cleaning of semiconductors using supercritical carbon dioxide |
US7105447B2 (en) * | 2003-11-14 | 2006-09-12 | Sony Corporation | Etching method |
US20060186088A1 (en) * | 2005-02-23 | 2006-08-24 | Gunilla Jacobson | Etching and cleaning BPSG material using supercritical processing |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120080059A1 (en) * | 2006-05-24 | 2012-04-05 | Lee Hyo-San | Etching, cleaning and drying methods using supercritical fluid and chamber systems using these methods |
US8585917B2 (en) * | 2006-05-24 | 2013-11-19 | Samsung Electronics Co., Ltd. | Etching, cleaning and drying methods using supercritical fluid and chamber systems using these methods |
US9175217B2 (en) | 2007-08-06 | 2015-11-03 | Micron Technology, Inc. | Wet etchants including at least one fluorosurfactant etch blocker |
US20090042401A1 (en) * | 2007-08-06 | 2009-02-12 | Micron Technology, Inc. | Compositions and methods for substantially equalizing rates at which material is removed over an area of a structure or film that includes recesses or crevices |
US8729002B2 (en) | 2007-08-06 | 2014-05-20 | Micron Technology, Inc. | Wet etchants including at least one etch blocker |
US8153019B2 (en) * | 2007-08-06 | 2012-04-10 | Micron Technology, Inc. | Methods for substantially equalizing rates at which material is removed over an area of a structure or film that includes recesses or crevices |
US8961701B2 (en) * | 2008-09-24 | 2015-02-24 | Lam Research Corporation | Method and system of drying a microelectronic topography |
US8153533B2 (en) | 2008-09-24 | 2012-04-10 | Lam Research | Methods and systems for preventing feature collapse during microelectronic topography fabrication |
US20100072169A1 (en) * | 2008-09-24 | 2010-03-25 | Lam Research | Methods and Systems for Preventing Feature Collapse During Microelectronic Topography Fabrication |
US20100071726A1 (en) * | 2008-09-24 | 2010-03-25 | Lam Research Corporation | Method and system of drying a microelectronic topography |
WO2010090779A2 (en) * | 2009-01-20 | 2010-08-12 | Lam Research | Methods for preventing precipitation of etch byproducts during an etch process and/or a subsequent rinse process |
WO2010090780A1 (en) * | 2009-01-20 | 2010-08-12 | Lam Research | Methods for preventing precipitation of etch byproducts during an etch process and/or a subsequent rinse process |
US20100184301A1 (en) * | 2009-01-20 | 2010-07-22 | Lam Research | Methods for Preventing Precipitation of Etch Byproducts During an Etch Process and/or Subsequent Rinse Process |
WO2010090779A3 (en) * | 2009-01-20 | 2010-09-30 | Lam Research | Methods for preventing precipitation of etch byproducts during an etch process and/or a subsequent rinse process |
CN102282653A (en) * | 2009-01-20 | 2011-12-14 | 朗姆研究公司 | Methods for preventing precipitation of etch byproducts during an etch process and/or a subsequent rinse process |
US9620410B1 (en) * | 2009-01-20 | 2017-04-11 | Lam Research Corporation | Methods for preventing precipitation of etch byproducts during an etch process and/or subsequent rinse process |
US20110117752A1 (en) * | 2009-11-18 | 2011-05-19 | Kwon Taek Lim | Method and system for etching a silicon dioxide film using densified carbon dioxide |
US20140011366A1 (en) * | 2011-03-18 | 2014-01-09 | Basf Se | Method for manufacturing integrated circuit devices, optical devices, micromachines and mechanical precision devices having patterned material layers with line-space dimensions of 50 nm and less |
US9184057B2 (en) * | 2011-03-18 | 2015-11-10 | Basf Se | Method for manufacturing integrated circuit devices, optical devices, micromachines and mechanical precision devices having patterned material layers with line-space dimensions of 50 nm and less |
TWI641021B (en) * | 2016-09-12 | 2018-11-11 | 日商斯庫林集團股份有限公司 | Substrate processing method and substrate processing apparatus |
TWI698906B (en) * | 2016-09-12 | 2020-07-11 | 日商斯庫林集團股份有限公司 | Substrate processing method and substrate processing apparatus |
US11094524B2 (en) | 2016-09-12 | 2021-08-17 | SCREEN Holdings Co., Ltd. | Substrate processing method and substrate processing apparatus |
US11373860B2 (en) | 2016-09-16 | 2022-06-28 | SCREEN Holdings Co., Ltd. | Method of restoring collapsed pattern, substrate processing method, and substrate processing device |
Also Published As
Publication number | Publication date |
---|---|
TW200633016A (en) | 2006-09-16 |
CN1825538A (en) | 2006-08-30 |
KR20060094925A (en) | 2006-08-30 |
TWI281198B (en) | 2007-05-11 |
KR100810808B1 (en) | 2008-03-06 |
JP2006237620A (en) | 2006-09-07 |
US7008853B1 (en) | 2006-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060194404A1 (en) | Method and system for fabricating and cleaning free-standing nanostructures | |
US8450214B2 (en) | Methods of etching single crystal silicon | |
KR101923339B1 (en) | Method of processing a wafer | |
US20200168791A1 (en) | Method of making magnetoresistive random access memory device | |
TWI374483B (en) | Method for fabricating vertical channel transistor in semiconductor device | |
JP4855665B2 (en) | Selective isotropic etching process of titanium-based materials | |
US11651952B2 (en) | Using sacrificial polymer materials in semiconductor processing | |
JP6235023B2 (en) | Silicon etching method | |
US20160013263A1 (en) | Methods of Forming Capacitors | |
US7579253B2 (en) | Method for cleaning a semiconductor wafer | |
US7018893B1 (en) | Method for fabricating bottom electrodes of stacked capacitor memory cells | |
US6037208A (en) | Method for forming a deep trench capacitor of a DRAM cell | |
US11791152B2 (en) | Residue removal during semiconductor device formation | |
KR100537282B1 (en) | Microstructure and methods for fabricating such structure | |
US20220044924A1 (en) | Semiconductor structure processing method and manufacturing method | |
CN1716564A (en) | Method for repairing plasma damage after integrated circuit device forming isolator | |
US6852590B1 (en) | Deep trench capacitor and method of fabricating the same | |
KR100451987B1 (en) | A method for forming a contact hole of a semiconductor device | |
US7888230B2 (en) | Method of making an integrated circuit including structuring a material | |
TW442962B (en) | Manufacturing method of non-collapsing capacitor | |
KR20010008406A (en) | Method for manufacturing charge storage electrode of capacitor | |
KR20070094682A (en) | Method of manufacturing semiconductor device including rinsing and drying substrate where fine patterns are formed | |
KR20070060360A (en) | Method of manufacturing semiconductor device | |
KR20040001947A (en) | Method for fabricating Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DUPONT, AUDREY;HOYER, RONALD;REEL/FRAME:017420/0889;SIGNING DATES FROM 20060223 TO 20060302 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |