US20060202266A1 - Field effect transistor with metal source/drain regions - Google Patents
Field effect transistor with metal source/drain regions Download PDFInfo
- Publication number
- US20060202266A1 US20060202266A1 US11/080,765 US8076505A US2006202266A1 US 20060202266 A1 US20060202266 A1 US 20060202266A1 US 8076505 A US8076505 A US 8076505A US 2006202266 A1 US2006202266 A1 US 2006202266A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- source
- drain
- semiconductor body
- pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 90
- 239000002184 metal Substances 0.000 title claims abstract description 90
- 230000005669 field effect Effects 0.000 title description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 189
- 239000010410 layer Substances 0.000 claims description 59
- 239000000758 substrate Substances 0.000 claims description 48
- 238000000034 method Methods 0.000 claims description 43
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 36
- 229910052710 silicon Inorganic materials 0.000 claims description 36
- 239000010703 silicon Substances 0.000 claims description 36
- 125000006850 spacer group Chemical group 0.000 claims description 36
- 239000011229 interlayer Substances 0.000 claims description 35
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 18
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 18
- 238000005530 etching Methods 0.000 claims description 17
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical group [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 9
- 229910052763 palladium Inorganic materials 0.000 claims description 9
- 229910052697 platinum Inorganic materials 0.000 claims description 9
- 239000002041 carbon nanotube Substances 0.000 claims description 7
- 229910021393 carbon nanotube Inorganic materials 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 6
- 239000002019 doping agent Substances 0.000 claims description 4
- 239000010408 film Substances 0.000 description 76
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 38
- 239000000377 silicon dioxide Substances 0.000 description 18
- 238000002955 isolation Methods 0.000 description 16
- 235000012239 silicon dioxide Nutrition 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 238000005468 ion implantation Methods 0.000 description 8
- 229910052581 Si3N4 Inorganic materials 0.000 description 7
- 239000007772 electrode material Substances 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 7
- 125000004429 atom Chemical group 0.000 description 6
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 239000002131 composite material Substances 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 2
- 229910005542 GaSb Inorganic materials 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 2
- 229910052451 lead zirconate titanate Inorganic materials 0.000 description 2
- HFGPZNIAWCZYJU-UHFFFAOYSA-N lead zirconate titanate Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ti+4].[Zr+4].[Pb+2] HFGPZNIAWCZYJU-UHFFFAOYSA-N 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 150000004760 silicates Chemical class 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 239000010457 zeolite Substances 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- 101100207343 Antirrhinum majus 1e20 gene Proteins 0.000 description 1
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910020750 SixGey Inorganic materials 0.000 description 1
- 229910021536 Zeolite Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- HNPSIPDUKPIQMN-UHFFFAOYSA-N dioxosilane;oxo(oxoalumanyloxy)alumane Chemical compound O=[Si]=O.O=[Al]O[Al]=O HNPSIPDUKPIQMN-UHFFFAOYSA-N 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000002070 nanowire Substances 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L2029/7858—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET having contacts specially adapted to the FinFET geometry, e.g. wrap-around contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3141—Deposition using atomic layer deposition techniques [ALD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to the field of semiconductor devices and more particularly to a semiconductor device having a source/drain region comprising a semiconductor portion and a metal portion.
- SOI transistors In order to increase the performance of modern integrated circuits, such as microprocessors, silicon on insulator (SOI) transistors have been proposed. Silicon on insulator (SOI) transistors have an advantage in that they can be operated in a fully depleted manner. Fully depleted transistors have an advantage of an ideal subthreshold gradient for optimized on-current/off-current ratios.
- An example of an proposed SOI transistor which can be operated in a fully depleted manner is a tri-gate transistor 100 , such as illustrated in FIG. 1 .
- Tri-gate transistor 100 includes a silicon body 104 formed on insulating substrate 102 having a buried oxide layer 103 formed on a monocrystalline silicon substrate 105 .
- a gate dielectric layer 106 is formed on the top and sidewalls of silicon body 104 as shown in FIG. 1 .
- a gate electrode 108 is formed on the gate dielectric layer and surrounds the body 104 on three sides essentially providing a transistor 100 having three gate electrodes (G 1 , G 2 , G 3 ) one on each side of silicon body 104 and one on the top surface of the silicon body 104 .
- a source region 110 and a drain region 112 are formed in the silicon body 104 on opposite sides of the gate electrode 108 as shown in FIG. 1 .
- An advantage of the tri-gate transistor 100 is that it exhibits good short channel effects (SCE).
- tri-gate transistor 100 has good short channel effects is that the nonplanarity of the device places the gate electrode 108 in such a way as to surround the active channel region.
- the external contact resistance (Rext) is increasingly becoming more significant portion of the overall device resistance. This is particularly problematic in three dimensional transistors (formed both by etching of Si wafer, or by chemical synthesis of nanowires), where the source region 110 and drain region 112 are formed in the narrow silicon body 104 .
- standard techniques for reducing contact resistance such as by forming “raised” source/drain regions where additional epitaxial silicon is formed on the silicon body 104 is difficult to implement in nonplanar transistors. For example, it is difficult to grow “raised” epitaxial source/drain regions on the sides of the silicon body 104 . For these reasons the devices suffer from high Rext and degraded performance.
- FIG. 1 is an illustration of a cross-sectional view of a nonplanar transistor.
- FIG. 2A is an illustration of an overhead/side view of a nonplanar transistor having a metal source and drain region in accordance with the present invention.
- FIG. 2B is a cross-sectional view of a transistor illustrated in FIG. 2A taken through the semiconductor body.
- FIG. 3A is an illustration of an overhead/side view of a nonplanar transistor having a metal source/drain region in accordance with an embodiment of the present invention.
- FIG. 3B is a cross-sectional view a transistor illustrated in FIG. 3A taken through the semiconductor body.
- FIG. 3C is a cross-section view of a transistor having a source and drain extension each comprising a metal portion, a doped semiconductor contact portion and an extension portion.
- FIGS. 4A-4L illustrate a method of forming a nonplanar transistor having metal portions of a source and drain regions in accordance with embodiment of the present invention.
- the present invention is a field effect transistor with metal source/drain regions and its method of fabrication.
- numerous specific details are set forth in order to provide a thorough understanding of the present invention.
- well known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the present invention.
- a metal oxide semiconductor field effect transistor having a pair of source/drain regions which each comprise a semiconductor portion and a metal portion.
- a replacement source/drain technique is used to etch away a portion of the doped source/drain regions so that they can be replaced with a high conductivity metal, such as platinum and palladium. In this way, a lower R-external may be achieved since the metallic interconnect extends much closer towards the channel region.
- the metal portion of the source/drain region is made extremely close to the channel region such that the metal is formed adjacent to and in contact with the tip or source/drain extension portion of the source and drain regions.
- the source region and drain region By forming the source region and drain region with a metal portion and a semiconductor portion allows for the scalable switching of the PNP or NPN junctions while bringing the high conductivity metal source/drain electrodes as close to the channel region as possible. In this way, the metal source and drain regions can extend all the way to the tips of the transistor enhancing the external conductivity while circumventing known disadvantages of metal source/drains in direct contact with the channel material (e.g., ambipolar conduction).
- the source/drain structure of the present invention is ideally suited for use in very small width and narrow transistors, such as nonplanar devices, the present invention can be utilized in any transistor where its small size or dimensions causes the transistor to have a high R-external.
- FIGS. 2A and 2B An example of a transistor 200 having source/drain regions with metal portions in accordance with an embodiment of the present invention is illustrated in FIGS. 2A and 2B .
- FIG. 2A is an illustration of an overhead/side view of transistor 200 while FIG. 2B is an illustration of a cross-sectional view of transistor 200 taken through the semiconductor body.
- Transistor 200 includes a semiconductor body 204 , such as an epitaxial silicon body, formed on an insulating substrate 202 .
- the semiconductor body has top surface opposite a bottom surface formed on an insulating substrate and a pair of laterally opposite sidewalls.
- the semiconductor body has a height which is approximately equal to its width.
- a gate dielectric layer 206 is formed on the top surface and sidewalls of the semiconductor body 204 as shown in FIG. 2A .
- a gate electrode 208 is formed on and around the gate dielectric layer 206 formed on the top surface and sidewalls of the semiconductor body 204 .
- the gate electrode 208 surrounds the channel region 210 of the semiconductor body 204 illustrated in FIG. 2A .
- a source region 212 and a drain region 214 are formed in the semiconductor body 204 on opposite sides of the gate electrode 208 as shown in FIGS. 2A and 2B .
- the source region 212 includes a metal portion 216 and a doped semiconductor portion 218 and drain region 214 includes a metal portion 220 and a doped semiconductor portion 222 .
- the portion of the semiconductor body 204 located between the source region 212 and drain region 214 defines a channel region 210 of transistor 200 .
- the doped semiconductor portions 218 and 222 contact the channel region 210 of the semiconductor device.
- the metal portions 216 and 220 of the source and drain regions 212 and 214 respectively, extend as close as possible to the channel region 210 without actually contacting the channel region.
- the metal portion 216 and 220 are offset from the channel region 210 by doped semiconductor portions 218 and 222 by approximately 5 nanometers.
- the doped semiconductor regions have a doping concentration of between 1e20 and 1e21/cm 3 .
- the doped semiconductor portions 218 and 222 are doped to the opposite conductivity type than the dopant conductivity of the channel region 210 of the semiconductor body 204 .
- metal regions 216 and 220 and the doped semiconductor regions 218 and 222 of the source and drain regions 212 and 214 extend completely through the semiconductor body 204 and contact the insulating substrate 202 .
- the metal portions 216 and 220 are formed from a high conductivity metal.
- the metal portion 216 for the source region 212 and the metal portion 220 of the drain region 214 are formed from a material which forms favorable “Schottky barrier” properties with doped semiconductor portions 218 and 222 of the source and drain regions.
- semiconductor portions 218 and 222 are silicon the metal portion may be platinum.
- semiconductor 218 and 222 are carbon nanotubes the metal portions may be palladium.
- the metal portions 216 and 220 of the source region 212 and drain region 214 can be a metal, such as but not limited to palladium and platinum.
- the metal portions of the source and drain region can be fabricated from a metal, such as but not limited to aluminum and titanium. It is to be appreciated that the source region 212 and drain region 214 can be collectively referred to as a pair of source/drain regions.
- an interlayer dielectric layer 230 such as but not limited to a silicon dioxide layer or a low-K dielectric, such as a fluorine doped silicon dioxide, a carbon doped oxide layer or a zeolite dielectric layer is formed over and around transistor 200 .
- the interlayer dielectric layer 230 isolates transistor 200 from the upper levels of metallization used to interconnect the various transistors 200 formed on substrate 202 into functional integrated circuits, such as microprocessors, digital signal processors and memory devices.
- Metal plugs 232 and 234 are formed through the interlayer dielectric layer 230 and contact the metal portions 216 and 220 of the source and drain regions so electrical contact can be made thereto.
- transistor 200 can further include a pair of sidewall spacers 302 which are formed along and adjacent to the laterally opposite sidewalls of gate electrode 208 .
- Sidewall spacers 302 can be formed from any suitable insulating layer, such as but not limited to silicon dioxide, silicon nitride or composite stack thereof.
- spacers 302 have a width of between 5 - 20 nanometers.
- transistor 200 includes a source extension or tip 304 and a drain extension or tip region 306 .
- the source extension region 304 and drain extension region 306 are formed in the semiconductor body and are doped to n type conductivity for an NFET and doped to a p type conductivity for a PFET.
- the source and drain extensions are located beneath the sidewall spacers and extend slightly beneath the sidewalls of the gate electrode 208 .
- the source extension and drain extension have a doping concentration level of between 5e19-5e20/cm 3 .
- the metal portion 216 of the source region 212 and the metal portion 220 of the drain region 214 extend slightly beneath the sidewall spacers and are in contact with the source and drain extension regions 304 and 306 , respectively, as shown in FIG. 3B .
- isolation regions 307 are formed on insulating substrate 202 in order to isolate transistor 200 from adjacent transistors formed on substrate 202 .
- Isolation regions 307 can be formed from an insulating oxide film, such as silicon dioxide.
- the metal portion 216 of the source region 212 and the metal portion 220 of the drain region 214 are formed in contact with isolation region 306 as well as in contact with the source and drain extension regions 304 and 306 , respectively.
- the source region 212 further includes a source contact region 314 and a drain contact region 316 formed in semiconductor body 204 .
- the source and drain contact regions 314 and 316 are heavily doped regions. Heavily doped contact region 314 and 316 are doped to the same conductivity type as the source and drain extensions 304 and 306 , but are typically doped to a higher concentration level. In an embodiment of the present invention, the source and drain contact region have a doping concentration between 1e20-1e21/cm 3 .
- the heavily doped source and drain contact region 314 and 316 are formed between the source/drain extension regions 304 and 306 , and the metal portions 216 and 220 as illustrated in FIG. 3C .
- the metal portion 216 of the source region 212 is formed in direct contact with the heavily doped source contact region 314 and the metal portion 220 of the drain region 214 is in direct contact with the heavily doped drain contact region 316 as illustrated in FIG. 3C .
- Gate electrode 208 can be formed of any suitable gate electrode material.
- gate electrode 208 comprises a polycrystalline silicon doped to a concentration density between 1 ⁇ 10 19 to 1 ⁇ 10 20 atom/cm 3 .
- the gate electrode can be a metal gate electrode, such as but not limited to tungsten, tantalum, titanium and their nitrides.
- the gate electrode is formed from a material having a midgap work function between 4.6 to 4.8 eV. It is to be appreciated, that gate electrode 208 need not necessarily be a single material and can be a composite stack of thin films, such as but not limited to a polycrystalline silicon/metal electrode or a metal/polycrystalline silicon electrode.
- Semiconductor body 204 can be formed of any well known semiconductor material, such as but not limited to silicon (Si), germanium (Ge), silicon germanium (Si x Ge y ), gallium arsenide (GaAs), InSb, GaP, GaSb, and carbon nanotubes.
- Semiconductor body 204 can be formed of any well known material which can be reversely altered from an insulating state to a conductive state by applying external electrical controls.
- Semiconductor body 204 is ideally a single crystalline film when the best electrical performance of transistor 200 is desired.
- semiconductor body 204 is a single crystalline film when transistor 200 is used in high performance applications, such as a high density circuit, such as microprocessors.
- Semiconductor body 204 can be a polycrystalline film when transistor 200 is used in applications requiring less stringent performance, such as in liquid crystal displays.
- substrate 202 is an insulating substrate which includes a lower monocrystalline silicon substrate 201 upon which is formed in insulating layer 203 , such as silicon dioxide film.
- Transistor 200 can be formed on any well known insulating substrate, such as a substrate formed from silicon dioxide, nitrides, oxides and sapphires.
- substrate 202 can be a semiconductor substrate, such as but not limited to a monocrystalline silicon substrate and a gallium arsenide substrate.
- the channel region 210 is intrinsic or undoped monocrystalline silicon. In an embodiment of the present invention, the channel region 210 is doped monocrystalline silicon. When channel region 210 is doped, it is typically doped to a conductivity level between 1 ⁇ 10 16 to 1 ⁇ 10 19 atom/cm 3 . When channel region 210 is doped, it is typically doped to the opposite conductivity type of the doped semiconductor portion of the source region 212 and the doped semiconductor portion drain region 214 .
- Gate dielectric layer 206 is formed on and around the sides of semiconductor body 204 as shown in FIG. 2A .
- Gate dielectric layer 206 can be any well known gate dielectric layer.
- the gate dielectric layer is a silicon dioxide (SiO 2 ), silicon oxynitride (SiO x N y ), or a silicon nitride (Si 3 N 4 ) dielectric layer.
- the gate dielectric layer 206 is a silicon oxynitride film formed to a thickness between 5-20 ⁇ .
- gate dielectric 206 is a high k gate dielectric layer, such as a metal oxide dielectric, such as but not limited to tantalum pentaoxide, titanium oxide, hafnium oxide, zirconium oxide, aluminum oxide and various silicates or other high k dielectrics, such as lead zirconate titanate (BZT) and barium strontium titanate (BST).
- FIGS. 4A-4L A method of fabricating a field effect transistor with source and drain regions having metal portions in accordance with embodiments of the present invention is illustrated in FIGS. 4A-4L .
- the fabrication of the field effect transistor begins with a substrate 402 .
- a silicon or semiconductor film 408 is formed on substrate 402 as shown in FIG. 4A .
- the substrate 402 is an insulating substrate such as shown in FIG. 4A .
- insulating substrate 402 includes a lower monocrystalline silicon substrate 404 and a top insulating layer 406 , such as a silicon dioxide film or silicon nitride film. Insulating layer 406 isolates semiconductor film 408 from substrate 404 and in an embodiment is formed to a thickness between 200-2000 ⁇ .
- Insulating layer 406 is sometimes referred to as “a buried oxide” layer.
- a silicon or semiconductor film 408 is formed on an insulating substrate 402 , a silicon or semiconductor-on-insulator (SOI) substrate is created.
- substrate 402 can be a semiconductor substrate, such as but not limited to a silicon monocrystalline substrate and a gallium arsenide substrate.
- semiconductor film 408 is ideally a silicon film, in other embodiments it can be other types of semiconductor films, such as but not limited to germanium, silicon germanium, gallium arsenide, InSb, GaP, GaSb as well as carbon nanotubes.
- semiconductor film 408 is an intrinsic (i.e., undoped) silicon film. In other embodiments, semiconductor film 408 is doped to a p type or n type conductivity with a concentration level between 1 ⁇ 10 16 to 1 ⁇ 10 19 atoms/cm 3 . Semiconductor film 408 can be insitu doped (i.e., doped while it is deposited) or doped after it is formed on substrate 402 by, for example, ion implantation. Doping after formation enables both PFET and NFET devices to be fabricated easily on the same insulating substrate. The doping level of the semiconductor film 408 determines the doping level of the channel region of the device.
- semiconductor film 408 is formed to a thickness which is approximately equal to the height desired for the subsequently formed semiconductor body or bodies of the fabricated transistor. In embodiments of the present invention, semiconductor film 408 has a thickness or height 409 of less than 30 nanometers and ideally less than 20 nanometers. In an embodiment of the present invention, semiconductor film 408 is formed to a thickness approximately equal to the gate “length” desired of the fabricated transistor. In an embodiment of the present invention, semiconductor film 408 is formed thicker than the desired gate length of the device. In an embodiment of the present invention, a semiconductor film 408 is formed to a thickness which will enable the fabricated transistor to be operated in a fully depleted manner for a desired gate length (Lg).
- Lg desired gate length
- Semiconductor film 408 can be formed on insulating substrate 402 in any well known method.
- a silicon-on-insulator substrate known as the “SIMOX” technique
- oxygen atoms are implanted at a high dose into a single crystalline silicon substrate and then annealed to form the buried oxide 406 within the substrate.
- the portion of the single crystalline silicon substrate above the buried oxide becomes a silicon film.
- an epitaxial silicon film transfer technique which is generally referred to as bonded SOI may be utilized to form a SOI substrate.
- isolation regions 410 can be formed in the semiconductor film 408 to isolate the various transistors formed in semiconductor film 408 from one another. Isolation regions 410 can be formed by etching away portions of the semiconductor film 408 adjacent to the transistor fabrication area 412 in semiconductor film 408 . Well know photolithography and etching techniques can be used to remove the semiconductor film at locations where isolation regions 410 are desired. An insulating film, such as but not limited to silicon dioxide, can then be blanket deposited into the areas where the semiconductor film 408 has been etched out as well as on over the semiconductor film 408 in the device fabrication area 412 .
- the deposited insulating film can then be polished back by, for example, chemical mechanical polishing (CMP) to remove the insulating film from the device fabrication area 412 and thereby form isolation regions 410 which are planar with the top surface of the semiconductor film 408 in the device fabrication area 412 .
- CMP chemical mechanical polishing
- Other well known and suitable techniques may be utilized to form isolation regions 410 .
- a semiconductor body 414 is formed from semiconductor film 408 as shown in FIG. 4C .
- Semiconductor body 414 can be formed by forming a photoresist mask over the locations of semiconductor film 408 where a semiconductor body 414 is desired.
- a photoresist mask can be formed with well known photolithography techniques including masking, exposing and developing a blanket deposited photoresist film.
- Semiconductor film 408 would then be etched in alignment with the photoresist mask to form semiconductor body 414 .
- Any well known semiconductor etching techniques, such as anisotropic plasma etching or reactive ion etching, can be used to etch semiconductor film 408 in alignment with the photoresist mask to form semiconductor body 414 .
- the semiconductor body is etched so that it has a width (i.e. distance between laterally opposite sidewalls) which is approximately equal to its height.
- a gate dielectric layer 416 is formed on and around semiconductor body 414 .
- the gate dielectric layer 416 is formed on a top surface of the semiconductor body as well as on the laterally opposite sidewalls of the semiconductor body 414 .
- the gate dielectric layer 416 can be a deposited dielectric or a grown dielectric.
- the gate dielectric layer 416 is a silicon dioxide dielectric film grown with a dry/wet oxidation process.
- the silicon oxide film is grown to a thickness between 5-15 ⁇ .
- the gate dielectric layer is deposited dielectric, such as but not limited to a high dielectric constant film, such as a metal oxide dielectric, such as tantalum pentaoxide, titanium oxide, hafnium oxide, zirconium oxide, aluminum oxide and various silicates or other high k dielectrics, such as lead zirconate titanate (BZT) and barium strontium titanate (BST).
- a high dielectric constant film can be formed by any well known technique, such as but not limited to chemical vapor deposition (CVD) and atomic layer deposition (ALD).
- Gate electrode 418 is formed on gate dielectric layer 416 formed on the top surface of semiconductor body 414 and is formed on or adjacent to the gate dielectric layer 416 formed on or adjacent to the sidewall of the semiconductor body 414 as shown in FIG. 4D .
- the gate electrode 418 has a top surface opposite a bottom surface formed on insulating substrate 402 and has a pair of laterally opposite sidewalls which run perpendicular to the sidewalls of semiconductor body 414 .
- Gate electrode 418 can be formed by blanket depositing a suitable gate electrode material to a thickness between 200-3000 ⁇ .
- the gate electrode material is then patterned with well known photolithography and etching techniques to form a gate electrode 418 from the gate electrode material.
- the gate electrode material comprises a polycrystalline silicon.
- the gate electrode material comprises a polycrystalline silicon germanium alloy.
- the gate electrode material can comprise a metal film, such as tungsten, tantalum and their nitrides. Alternatively, to a substractive approach for forming the gate electrode 418 , other techniques may be utilized.
- the source and drain regions each comprise a doped semiconductor portion and a metal portion.
- the semiconductor portions of the source/drain regions can be formed.
- the doped semiconductor portions include tip or source/drain extension regions.
- Source and drain extension regions 420 and 422 can be formed by placing dopants into the semiconductor body 414 on both sides of gate electrode 418 as shown in FIG. 4E .
- the semiconductor body is doped to a p type conductivity and to a concentration of between 1 ⁇ 10 20 -1 ⁇ 10 21 atoms/cm 3 .
- the semiconductor body is doped with n type conductivity ions to a concentration between 1 ⁇ 10 20 -1 ⁇ 10 21 atoms/cm 3 .
- the silicon body is doped by ion implantation.
- the ion implantation occurs in a vertical direction (i.e., a direction perpendicular to substrate 402 ) as shown in FIG. 4E .
- gate electrode 418 is a polysilicon gate electrode, it can be doped during the ion implantation process. Gate electrode 418 acts as a mask to prevent the ion implantation step from doping the channel region 421 of the transistor.
- the channel region 421 is the portion of the semiconductor body 414 located beneath or surrounded by gate electrode 418 .
- other methods such as solid source diffusion may be used to dope the semiconductor body 414 to the source and drain extension regions 420 and 422 .
- dielectric sidewall spacers 424 can be formed on the sidewalls of gate electrode 418 .
- Sidewall spacers can be used to offset heavy source/drain contact implants.
- Spacers can be formed by blanket depositing a conformal dielectric film, such as but not limited to silicon nitride, silicon oxide, silicon oxynitride or combinations thereof over the substrate of FIG. 4E .
- the spacer dielectric film is deposited in a conformal manner so that it forms to substantially equal thickness on vertical surfaces, such as sidewalls of the gate electrode 418 as well as on horizontal surfaces, such as on the top surface of silicon body 414 and gate electrode 418 .
- the dielectric film is a silicon nitride film formed by a hot wall lower pressure chemical vapor deposition (LPCVD) process.
- LPCVD hot wall lower pressure chemical vapor deposition
- the deposited thickness of the dielectric film determines the width or thickness of the formed spacers.
- the spacer dielectric film is formed to a thickness between 20-200 ⁇ .
- the spacer dielectric film can then be anisotropically etched by, for example, plasma etching or reactive ion etching to form sidewall spacers 424 .
- the anisotropic etch removes the dielectric film from horizontal surfaces and leaves the dielectric sidewall spacers adjacent to vertical surfaces, such as the sidewalls of gate electrode 418 .
- the result is the formation of sidewall spacers 424 which run along the laterally opposite sidewalls of gate electrode 418 as shown in FIG. 4F .
- Heavily doped source/drain contact regions can be formed by ion implantation with a vertical ion implantation process.
- the ion implantation process dopes the semiconductor body 414 located adjacent to the sidewall spacers to a concentration between 1 ⁇ 10 20 -1 ⁇ 10 21 atoms/cm 3 to form source contact region 426 and drain contact region 428 .
- Sidewall spacers 424 offset the source/drain contact implantation step and define the tip regions as the regions of the doped semiconductor body 414 beneath sidewall spacers 424 .
- the contact regions are the regions of the semiconductor body which are adjacent to the outside edges of the sidewall spacers 424 .
- an interlayer dielectric (ILD) 430 is blanket deposited over the substrate as shown in FIG. 4H .
- the interlayer dielectric may be referred to as ILD 0 because it is used to isolate the transistor from a subsequently formed first level of metallization.
- the interlayer dielectric (ILD) 430 is formed above isolation regions 410 and over and above gate electrode 418 as well as above and around the exposed portion of semiconductor body 414 .
- the interlayer dielectric 430 fills the gap made between semiconductor body 414 , isolation region 410 and the gate electrode/sidewall spacers 424 / 418 .
- Interlayer dielectric 430 is formed to a thickness sufficient to isolate gate electrode 418 and semiconductor body 414 from a first level of metallization subsequently formed on the top surface of the interlayer dielectric 430 .
- the interlayer dielectric 430 is formed to a thickness between 100 and 500 nm.
- Interlayer dielectric 430 can be formed from any suitable dielectric material, such as silicon dioxide, which can be used as an interlayer dielectric. Additionally, interlayer dielectric 430 need not be a single dielectric film and can be a composite dielectric formed from two or more dielectric layers.
- a stress providing layer such as silicon nitride
- the interlayer dielectric 430 can be a low k dielectric (i.e., have a dielectric constant less than the dielectric constant of silicon dioxide which is approximately 4.0) in order to prevent capacitance coupling between adjacent contacts.
- an interlayer dielectric is formed from a low k material, such as but not limited to fluorine doped SiO 2 , a carbon doped oxide (CDO), polymides, and zeolites.
- ILD 430 is formed of a material which can be selectively etched with respect to semiconductor body 414 so that an opening can be etched into the semiconductor body without laterally etching into ILD 430 adjacent to the sidewalls of the semiconductor body 414 .
- interlayer dielectric 430 is formed from the same material, such as silicon dioxide, which is used to form isolation regions 410 .
- the dielectric layer can be planarized by, for example, chemical mechanical planarization in order to form the interlayer dielectric 430 with a planar top surface. Any suitable technique can be used to deposit the interlayer dielectric 430 , such as but not limited to chemical vapor deposition (CVD) and high density plasma (HDP) CVD.
- CVD chemical vapor deposition
- HDP high density plasma
- FIGS. 4I-4L illustrate a cross-sectional view taken through the semiconductor body 414 as set forth in FIG. 4H .
- a pair of contact opening 434 and 436 is formed through interlayer dielectric and down to the source contact region 426 and the drain contact 428 of semiconductor body 414 .
- Well known photolithography techniques can be used to form a photoresist mask to define the locations where openings 434 and 436 are to be formed and then well know etching techniques can be used to etch the openings 434 and 436 .
- Any well known and suitable etching technique including dry etching and wet etching may be used to form openings 434 and 436 .
- an etchant comprising HF may be used.
- the etchant used to form contact openings 434 and 436 is selective semiconductor 414 so that it can etch through the interlayer dielectric 430 and essentially stop etching on the semiconductor body 414 .
- an etchant which has an etch selectivity ratio between silicon dioxide and silicon of at least 10:1 is used.
- openings 440 and 442 are etched into semiconductor body 414 .
- the semiconductor body etchant etches laterally towards the channel of the device.
- the etching of the openings 440 and 442 is continued until the tip or extension portions 420 and 422 of the source and drain regions are reached as illustrated in FIG. 4J .
- the etching may not quite reach the tip portions 420 and 422 of the source and drain regions and may leave a portion of the heavily doped source/drain contact regions 426 and 428 as discussed earlier.
- the openings 440 and 442 are etched vertically downward until they reach buried oxide layer 406 as illustrated in FIG. 4J . Additionally, in an embodiment of the present invention, the openings are etched laterally or horizontally outward until isolation regions 410 are reached as illustrated in FIG. 4J . In an embodiment of the present invention, the openings 440 and 442 are etched with an etchant which has a high selectivity to interlayer dielectric 430 , isolations regions 410 and buried oxide layer 406 . That is an etchant is used which etches semiconductor body 414 but not interlayer dielectric 430 , isolation regions 410 or buried oxide layer 406 .
- openings 440 and 442 are securely contained between buried oxide layer 406 , the isolation region 410 and the interlayer dielectric 430 as illustrated in FIG. 4J .
- Any suitable wet or dry etching techniques may be utilized to form openings 440 and 442 .
- the etching process should be substantially isotropic in order to provide for lateral undercutting of openings 434 and 436 as illustrated in FIG. 4J .
- the silicon body can be etched to form openings 440 and 442 with an etchant comprising KOH.
- openings 440 and 442 formed in semiconductor body 414 and contact openings 434 and 436 are filled with a metal film 443 to form source and drain contacts 444 and 446 and the metal portions 450 and 452 of the source and drain regions.
- the source and drain metal portions 450 and 452 make direct contact with highly doped semiconductor portion of the source and drain regions.
- the doped semiconductor portion is the tip or source/drain extension regions 420 and 422 .
- the metal portions 450 and 452 make direct contact with the heavily doped source and drain contact regions 426 and 428 .
- metal portions 450 and 452 are formed directly onto the buried oxide layer 406 and in an embodiment of the present invention, in contact the outside portions of isolation regions 410 as illustrated in FIG. 4K .
- the metal 443 is formed by a conformal deposition process so that the contact openings 440 and 442 formed in the semiconductor body 414 can be completely filled with the metal film.
- a blanket deposition of a conformal metal film by, for example, chemical vapor deposition (CVD) or atomic layer deposition (ALD) will also deposit the film onto the top surface of the interlayer dielectric layer 430 as illustrated in FIG. 4K .
- the metal film 443 is a low resistance, high conductivity metal film.
- the metal film 443 is a film which can form a Schottky contact with the doped semiconductor portion of the semiconductor body.
- the metal film when forming an NFET type device, can be a metal selected from the group consisting of aluminum and titanium.
- the metal film when forming PFET type device, can be a metal selected from the group consisting of palladium and platinum.
- the metal film when semiconductor body is formed from silicon the metal film can be platinum.
- the metal film when the semiconductor body is formed from carbon nanotubes, the metal film can comprise palladium and aluminum.
- the metal film 443 formed on the top surface of the interlayer dielectric 430 is removed by well known techniques.
- Metal film 443 on the top surface of the interlayer dielectric area 430 can be removed by, for example, chemical mechanical planarization or by a plasma etch back process. This completes the fabrication of a field effect transistor having source and drain regions with metal portions to improve external resistance (Rext) of the device.
- the present invention has been described with respect to a nonplanar transistor, such as a tri-gate transistor, the present invention is not to be limited to these types if transistors.
- the present invention is equally applicable to the formation of source and drain regions of a planar transistor where the gate electrode and gate dielectric layer are formed on a single surface of semiconductor film as is well know in the art.
- the present invention is equally applicable to FINFET devices or dual gate devices where the gate electrode/gate dielectric is formed on two sides of the semiconductor body and not on the top surface of the semiconductor body as is well known in the art.
Abstract
A semiconductor device comprising a gate electrode formed on a gate dielectric layer formed on a semiconductor film. A pair of source/drain regions are formed adjacent the channel region on opposite sides of the gate electrode. The source and drain regions each comprise a semiconductor portion adjacent to and in contact with the semiconductor channel and a metal portion adjacent to and in contact with the semiconductor portion.
Description
- 1. Field of the Invention
- The present invention relates to the field of semiconductor devices and more particularly to a semiconductor device having a source/drain region comprising a semiconductor portion and a metal portion.
- 2. Discussion of Related Art
- In order to increase the performance of modern integrated circuits, such as microprocessors, silicon on insulator (SOI) transistors have been proposed. Silicon on insulator (SOI) transistors have an advantage in that they can be operated in a fully depleted manner. Fully depleted transistors have an advantage of an ideal subthreshold gradient for optimized on-current/off-current ratios. An example of an proposed SOI transistor which can be operated in a fully depleted manner is a tri-gate
transistor 100, such as illustrated inFIG. 1 .Tri-gate transistor 100 includes asilicon body 104 formed oninsulating substrate 102 having a buriedoxide layer 103 formed on amonocrystalline silicon substrate 105. A gatedielectric layer 106 is formed on the top and sidewalls ofsilicon body 104 as shown inFIG. 1 . Agate electrode 108 is formed on the gate dielectric layer and surrounds thebody 104 on three sides essentially providing atransistor 100 having three gate electrodes (G1, G2, G3) one on each side ofsilicon body 104 and one on the top surface of thesilicon body 104. Asource region 110 and adrain region 112 are formed in thesilicon body 104 on opposite sides of thegate electrode 108 as shown inFIG. 1 . An advantage of the tri-gatetransistor 100 is that it exhibits good short channel effects (SCE). One reason tri-gatetransistor 100 has good short channel effects is that the nonplanarity of the device places thegate electrode 108 in such a way as to surround the active channel region. Unfortunately, as tri-gate devices become increasingly smaller, the external contact resistance (Rext) is increasingly becoming more significant portion of the overall device resistance. This is particularly problematic in three dimensional transistors (formed both by etching of Si wafer, or by chemical synthesis of nanowires), where thesource region 110 anddrain region 112 are formed in thenarrow silicon body 104. Unfortunately, standard techniques for reducing contact resistance, such as by forming “raised” source/drain regions where additional epitaxial silicon is formed on thesilicon body 104 is difficult to implement in nonplanar transistors. For example, it is difficult to grow “raised” epitaxial source/drain regions on the sides of thesilicon body 104. For these reasons the devices suffer from high Rext and degraded performance. -
FIG. 1 is an illustration of a cross-sectional view of a nonplanar transistor. -
FIG. 2A is an illustration of an overhead/side view of a nonplanar transistor having a metal source and drain region in accordance with the present invention. -
FIG. 2B is a cross-sectional view of a transistor illustrated inFIG. 2A taken through the semiconductor body. -
FIG. 3A is an illustration of an overhead/side view of a nonplanar transistor having a metal source/drain region in accordance with an embodiment of the present invention. -
FIG. 3B is a cross-sectional view a transistor illustrated inFIG. 3A taken through the semiconductor body. -
FIG. 3C is a cross-section view of a transistor having a source and drain extension each comprising a metal portion, a doped semiconductor contact portion and an extension portion. -
FIGS. 4A-4L illustrate a method of forming a nonplanar transistor having metal portions of a source and drain regions in accordance with embodiment of the present invention. - The present invention is a field effect transistor with metal source/drain regions and its method of fabrication. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. In other instances, well known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the present invention.
- In embodiments of the present invention, include a metal oxide semiconductor field effect transistor having a pair of source/drain regions which each comprise a semiconductor portion and a metal portion. In an embodiment of the present invention, a replacement source/drain technique is used to etch away a portion of the doped source/drain regions so that they can be replaced with a high conductivity metal, such as platinum and palladium. In this way, a lower R-external may be achieved since the metallic interconnect extends much closer towards the channel region. In an embodiment of the present invention, the metal portion of the source/drain region is made extremely close to the channel region such that the metal is formed adjacent to and in contact with the tip or source/drain extension portion of the source and drain regions. By forming the source region and drain region with a metal portion and a semiconductor portion allows for the scalable switching of the PNP or NPN junctions while bringing the high conductivity metal source/drain electrodes as close to the channel region as possible. In this way, the metal source and drain regions can extend all the way to the tips of the transistor enhancing the external conductivity while circumventing known disadvantages of metal source/drains in direct contact with the channel material (e.g., ambipolar conduction). Although the source/drain structure of the present invention is ideally suited for use in very small width and narrow transistors, such as nonplanar devices, the present invention can be utilized in any transistor where its small size or dimensions causes the transistor to have a high R-external.
- An example of a
transistor 200 having source/drain regions with metal portions in accordance with an embodiment of the present invention is illustrated inFIGS. 2A and 2B .FIG. 2A is an illustration of an overhead/side view oftransistor 200 whileFIG. 2B is an illustration of a cross-sectional view oftransistor 200 taken through the semiconductor body.Transistor 200 includes asemiconductor body 204, such as an epitaxial silicon body, formed on aninsulating substrate 202. The semiconductor body has top surface opposite a bottom surface formed on an insulating substrate and a pair of laterally opposite sidewalls. In an embodiment of the present invention, the semiconductor body has a height which is approximately equal to its width. A gatedielectric layer 206 is formed on the top surface and sidewalls of thesemiconductor body 204 as shown inFIG. 2A . Agate electrode 208 is formed on and around the gatedielectric layer 206 formed on the top surface and sidewalls of thesemiconductor body 204. Thegate electrode 208 surrounds thechannel region 210 of thesemiconductor body 204 illustrated inFIG. 2A . - A
source region 212 and adrain region 214 are formed in thesemiconductor body 204 on opposite sides of thegate electrode 208 as shown inFIGS. 2A and 2B . Thesource region 212 includes ametal portion 216 and adoped semiconductor portion 218 anddrain region 214 includes ametal portion 220 and adoped semiconductor portion 222. The portion of thesemiconductor body 204 located between thesource region 212 anddrain region 214 defines achannel region 210 oftransistor 200. The dopedsemiconductor portions channel region 210 of the semiconductor device. In an embodiment of the present invention, themetal portions regions channel region 210 without actually contacting the channel region. In an embodiment of the present invention, themetal portion channel region 210 by dopedsemiconductor portions semiconductor portions channel region 210 of thesemiconductor body 204. In an embodiment of the present invention,metal regions semiconductor regions regions semiconductor body 204 and contact the insulatingsubstrate 202. In an embodiment of the present invention, themetal portions metal portion 216 for thesource region 212 and themetal portion 220 of thedrain region 214 are formed from a material which forms favorable “Schottky barrier” properties with dopedsemiconductor portions semiconductor portions semiconductor metal portions source region 212 and drainregion 214 can be a metal, such as but not limited to palladium and platinum. In an embodiment of the present invention, when forming NFET (an n type field effect transistor) where the doped source and drain regions are doped to an n type conductivity and the majority carriers are electrons, the metal portions of the source and drain region can be fabricated from a metal, such as but not limited to aluminum and titanium. It is to be appreciated that thesource region 212 and drainregion 214 can be collectively referred to as a pair of source/drain regions. - As shown in
FIGS. 2A and 2B , aninterlayer dielectric layer 230, such as but not limited to a silicon dioxide layer or a low-K dielectric, such as a fluorine doped silicon dioxide, a carbon doped oxide layer or a zeolite dielectric layer is formed over and aroundtransistor 200. Theinterlayer dielectric layer 230 isolatestransistor 200 from the upper levels of metallization used to interconnect thevarious transistors 200 formed onsubstrate 202 into functional integrated circuits, such as microprocessors, digital signal processors and memory devices. Metal plugs 232 and 234 are formed through theinterlayer dielectric layer 230 and contact themetal portions - In an embodiment of the present invention, as illustrated in
FIGS. 3A and 3B ,transistor 200 can further include a pair ofsidewall spacers 302 which are formed along and adjacent to the laterally opposite sidewalls ofgate electrode 208.Sidewall spacers 302 can be formed from any suitable insulating layer, such as but not limited to silicon dioxide, silicon nitride or composite stack thereof. In an embodiment of the present invention,spacers 302 have a width of between 5-20 nanometers. In an embodiment of the present invention,transistor 200 includes a source extension ortip 304 and a drain extension ortip region 306. Thesource extension region 304 anddrain extension region 306 are formed in the semiconductor body and are doped to n type conductivity for an NFET and doped to a p type conductivity for a PFET. The source and drain extensions are located beneath the sidewall spacers and extend slightly beneath the sidewalls of thegate electrode 208. In an embodiment of the present invention, the source extension and drain extension have a doping concentration level of between 5e19-5e20/cm3. In an embodiment of the present invention, themetal portion 216 of thesource region 212 and themetal portion 220 of thedrain region 214 extend slightly beneath the sidewall spacers and are in contact with the source anddrain extension regions FIG. 3B . - In an embodiment of the present invention,
isolation regions 307 are formed on insulatingsubstrate 202 in order to isolatetransistor 200 from adjacent transistors formed onsubstrate 202.Isolation regions 307 can be formed from an insulating oxide film, such as silicon dioxide. In an embodiment of the present invention, themetal portion 216 of thesource region 212 and themetal portion 220 of thedrain region 214 are formed in contact withisolation region 306 as well as in contact with the source anddrain extension regions - In an embodiment of the present invention, the
source region 212 further includes asource contact region 314 and adrain contact region 316 formed insemiconductor body 204. The source and draincontact regions contact region extensions contact region drain extension regions metal portions FIG. 3C . As such, in an embodiment of the present invention, themetal portion 216 of thesource region 212 is formed in direct contact with the heavily dopedsource contact region 314 and themetal portion 220 of thedrain region 214 is in direct contact with the heavily dopeddrain contact region 316 as illustrated inFIG. 3C . -
Gate electrode 208 can be formed of any suitable gate electrode material. In an embodiment of the present invention,gate electrode 208 comprises a polycrystalline silicon doped to a concentration density between 1×1019 to 1×1020 atom/cm3. In an embodiment of the present invention, the gate electrode can be a metal gate electrode, such as but not limited to tungsten, tantalum, titanium and their nitrides. In an embodiment of the present invention, the gate electrode is formed from a material having a midgap work function between 4.6 to 4.8 eV. It is to be appreciated, thatgate electrode 208 need not necessarily be a single material and can be a composite stack of thin films, such as but not limited to a polycrystalline silicon/metal electrode or a metal/polycrystalline silicon electrode. -
Semiconductor body 204 can be formed of any well known semiconductor material, such as but not limited to silicon (Si), germanium (Ge), silicon germanium (SixGey), gallium arsenide (GaAs), InSb, GaP, GaSb, and carbon nanotubes.Semiconductor body 204 can be formed of any well known material which can be reversely altered from an insulating state to a conductive state by applying external electrical controls.Semiconductor body 204 is ideally a single crystalline film when the best electrical performance oftransistor 200 is desired. For example,semiconductor body 204 is a single crystalline film whentransistor 200 is used in high performance applications, such as a high density circuit, such as microprocessors.Semiconductor body 204, however, can be a polycrystalline film whentransistor 200 is used in applications requiring less stringent performance, such as in liquid crystal displays. - In an embodiment of the present invention,
substrate 202 is an insulating substrate which includes a lowermonocrystalline silicon substrate 201 upon which is formed in insulatinglayer 203, such as silicon dioxide film.Transistor 200, however, can be formed on any well known insulating substrate, such as a substrate formed from silicon dioxide, nitrides, oxides and sapphires. In an embodiment of the present invention,substrate 202 can be a semiconductor substrate, such as but not limited to a monocrystalline silicon substrate and a gallium arsenide substrate. - In an embodiment of the present invention, the
channel region 210 is intrinsic or undoped monocrystalline silicon. In an embodiment of the present invention, thechannel region 210 is doped monocrystalline silicon. Whenchannel region 210 is doped, it is typically doped to a conductivity level between 1×1016 to 1×1019 atom/cm3. Whenchannel region 210 is doped, it is typically doped to the opposite conductivity type of the doped semiconductor portion of thesource region 212 and the doped semiconductorportion drain region 214. -
Gate dielectric layer 206 is formed on and around the sides ofsemiconductor body 204 as shown inFIG. 2A .Gate dielectric layer 206 can be any well known gate dielectric layer. In an embodiment of the present invention, the gate dielectric layer is a silicon dioxide (SiO2), silicon oxynitride (SiOxNy), or a silicon nitride (Si3N4) dielectric layer. In an embodiment of the present invention, thegate dielectric layer 206 is a silicon oxynitride film formed to a thickness between 5-20 Å. In an embodiment of the present invention,gate dielectric 206 is a high k gate dielectric layer, such as a metal oxide dielectric, such as but not limited to tantalum pentaoxide, titanium oxide, hafnium oxide, zirconium oxide, aluminum oxide and various silicates or other high k dielectrics, such as lead zirconate titanate (BZT) and barium strontium titanate (BST). (For the purpose of the present invention, a high k dielectric layer is any dielectric film having a dielectric constant k greater than silicon dioxide (k=4.0) and ideally greater than 10). - A method of fabricating a field effect transistor with source and drain regions having metal portions in accordance with embodiments of the present invention is illustrated in
FIGS. 4A-4L . The fabrication of the field effect transistor begins with asubstrate 402. A silicon orsemiconductor film 408 is formed onsubstrate 402 as shown inFIG. 4A . In an embodiment of the present invention, thesubstrate 402 is an insulating substrate such as shown inFIG. 4A . In an embodiment of the present invention, insulatingsubstrate 402 includes a lowermonocrystalline silicon substrate 404 and a top insulatinglayer 406, such as a silicon dioxide film or silicon nitride film. Insulatinglayer 406 isolatessemiconductor film 408 fromsubstrate 404 and in an embodiment is formed to a thickness between 200-2000 Å. Insulatinglayer 406 is sometimes referred to as “a buried oxide” layer. When a silicon orsemiconductor film 408 is formed on an insulatingsubstrate 402, a silicon or semiconductor-on-insulator (SOI) substrate is created. In other embodiments of the present invention,substrate 402 can be a semiconductor substrate, such as but not limited to a silicon monocrystalline substrate and a gallium arsenide substrate. Althoughsemiconductor film 408 is ideally a silicon film, in other embodiments it can be other types of semiconductor films, such as but not limited to germanium, silicon germanium, gallium arsenide, InSb, GaP, GaSb as well as carbon nanotubes. - In an embodiment of the present invention,
semiconductor film 408 is an intrinsic (i.e., undoped) silicon film. In other embodiments,semiconductor film 408 is doped to a p type or n type conductivity with a concentration level between 1×1016 to 1×1019 atoms/cm3.Semiconductor film 408 can be insitu doped (i.e., doped while it is deposited) or doped after it is formed onsubstrate 402 by, for example, ion implantation. Doping after formation enables both PFET and NFET devices to be fabricated easily on the same insulating substrate. The doping level of thesemiconductor film 408 determines the doping level of the channel region of the device. In an embodiment of the present invention,semiconductor film 408 is formed to a thickness which is approximately equal to the height desired for the subsequently formed semiconductor body or bodies of the fabricated transistor. In embodiments of the present invention,semiconductor film 408 has a thickness orheight 409 of less than 30 nanometers and ideally less than 20 nanometers. In an embodiment of the present invention,semiconductor film 408 is formed to a thickness approximately equal to the gate “length” desired of the fabricated transistor. In an embodiment of the present invention,semiconductor film 408 is formed thicker than the desired gate length of the device. In an embodiment of the present invention, asemiconductor film 408 is formed to a thickness which will enable the fabricated transistor to be operated in a fully depleted manner for a desired gate length (Lg). -
Semiconductor film 408 can be formed on insulatingsubstrate 402 in any well known method. In one method of forming a silicon-on-insulator substrate, known as the “SIMOX” technique, oxygen atoms are implanted at a high dose into a single crystalline silicon substrate and then annealed to form the buriedoxide 406 within the substrate. The portion of the single crystalline silicon substrate above the buried oxide becomes a silicon film. In another method an epitaxial silicon film transfer technique which is generally referred to as bonded SOI may be utilized to form a SOI substrate. - In an embodiment of the present invention, as shown in
FIG. 4B ,isolation regions 410 can be formed in thesemiconductor film 408 to isolate the various transistors formed insemiconductor film 408 from one another.Isolation regions 410 can be formed by etching away portions of thesemiconductor film 408 adjacent to thetransistor fabrication area 412 insemiconductor film 408. Well know photolithography and etching techniques can be used to remove the semiconductor film at locations whereisolation regions 410 are desired. An insulating film, such as but not limited to silicon dioxide, can then be blanket deposited into the areas where thesemiconductor film 408 has been etched out as well as on over thesemiconductor film 408 in thedevice fabrication area 412. The deposited insulating film can then be polished back by, for example, chemical mechanical polishing (CMP) to remove the insulating film from thedevice fabrication area 412 and thereby formisolation regions 410 which are planar with the top surface of thesemiconductor film 408 in thedevice fabrication area 412. Other well known and suitable techniques may be utilized to formisolation regions 410. - Next, a
semiconductor body 414 is formed fromsemiconductor film 408 as shown inFIG. 4C .Semiconductor body 414 can be formed by forming a photoresist mask over the locations ofsemiconductor film 408 where asemiconductor body 414 is desired. A photoresist mask can be formed with well known photolithography techniques including masking, exposing and developing a blanket deposited photoresist film.Semiconductor film 408 would then be etched in alignment with the photoresist mask to formsemiconductor body 414. Any well known semiconductor etching techniques, such as anisotropic plasma etching or reactive ion etching, can be used to etchsemiconductor film 408 in alignment with the photoresist mask to formsemiconductor body 414. In an embodiment of the present invention, the semiconductor body is etched so that it has a width (i.e. distance between laterally opposite sidewalls) which is approximately equal to its height. - Next, as shown in
FIG. 4D , agate dielectric layer 416 is formed on and aroundsemiconductor body 414. Thegate dielectric layer 416 is formed on a top surface of the semiconductor body as well as on the laterally opposite sidewalls of thesemiconductor body 414. Thegate dielectric layer 416 can be a deposited dielectric or a grown dielectric. In an embodiment of the present invention, thegate dielectric layer 416 is a silicon dioxide dielectric film grown with a dry/wet oxidation process. In an embodiment of the present invention, the silicon oxide film is grown to a thickness between 5-15 Å. In an embodiment of the present invention, the gate dielectric layer is deposited dielectric, such as but not limited to a high dielectric constant film, such as a metal oxide dielectric, such as tantalum pentaoxide, titanium oxide, hafnium oxide, zirconium oxide, aluminum oxide and various silicates or other high k dielectrics, such as lead zirconate titanate (BZT) and barium strontium titanate (BST). A high dielectric constant film can be formed by any well known technique, such as but not limited to chemical vapor deposition (CVD) and atomic layer deposition (ALD). - Next, as also shown in
FIG. 4D , agate electrode 418 is formed.Gate electrode 418 is formed ongate dielectric layer 416 formed on the top surface ofsemiconductor body 414 and is formed on or adjacent to thegate dielectric layer 416 formed on or adjacent to the sidewall of thesemiconductor body 414 as shown inFIG. 4D . Thegate electrode 418 has a top surface opposite a bottom surface formed on insulatingsubstrate 402 and has a pair of laterally opposite sidewalls which run perpendicular to the sidewalls ofsemiconductor body 414.Gate electrode 418 can be formed by blanket depositing a suitable gate electrode material to a thickness between 200-3000 Å. The gate electrode material is then patterned with well known photolithography and etching techniques to form agate electrode 418 from the gate electrode material. In an embodiment of the present invention, the gate electrode material comprises a polycrystalline silicon. In an embodiment of the present invention, the gate electrode material comprises a polycrystalline silicon germanium alloy. In yet another embodiment of the present invention, the gate electrode material can comprise a metal film, such as tungsten, tantalum and their nitrides. Alternatively, to a substractive approach for forming thegate electrode 418, other techniques may be utilized. - Next, a pair of source/drain regions are formed in the
semiconductor body 414 on opposite sides ofgate electrode 418. As stated above, the source and drain regions each comprise a doped semiconductor portion and a metal portion. First, the semiconductor portions of the source/drain regions can be formed. In an embodiment of the present invention, the doped semiconductor portions include tip or source/drain extension regions. Source anddrain extension regions semiconductor body 414 on both sides ofgate electrode 418 as shown inFIG. 4E . For a p type transistor, the semiconductor body is doped to a p type conductivity and to a concentration of between 1×1020-1×1021 atoms/cm3. For an n type transistor, the semiconductor body is doped with n type conductivity ions to a concentration between 1×1020-1×1021 atoms/cm3. In an embodiment of the present invention, the silicon body is doped by ion implantation. In an embodiment of the present invention, the ion implantation occurs in a vertical direction (i.e., a direction perpendicular to substrate 402) as shown inFIG. 4E . Whengate electrode 418 is a polysilicon gate electrode, it can be doped during the ion implantation process.Gate electrode 418 acts as a mask to prevent the ion implantation step from doping thechannel region 421 of the transistor. Thechannel region 421 is the portion of thesemiconductor body 414 located beneath or surrounded bygate electrode 418. In other embodiments or other methods, such as solid source diffusion may be used to dope thesemiconductor body 414 to the source anddrain extension regions - Next, in an embodiment of the present invention,
dielectric sidewall spacers 424 can be formed on the sidewalls ofgate electrode 418. Sidewall spacers can be used to offset heavy source/drain contact implants. Spacers can be formed by blanket depositing a conformal dielectric film, such as but not limited to silicon nitride, silicon oxide, silicon oxynitride or combinations thereof over the substrate ofFIG. 4E . The spacer dielectric film is deposited in a conformal manner so that it forms to substantially equal thickness on vertical surfaces, such as sidewalls of thegate electrode 418 as well as on horizontal surfaces, such as on the top surface ofsilicon body 414 andgate electrode 418. In an embodiment of the present invention, the dielectric film is a silicon nitride film formed by a hot wall lower pressure chemical vapor deposition (LPCVD) process. The deposited thickness of the dielectric film determines the width or thickness of the formed spacers. In an embodiment of the present invention, the spacer dielectric film is formed to a thickness between 20-200 Å. The spacer dielectric film can then be anisotropically etched by, for example, plasma etching or reactive ion etching to formsidewall spacers 424. The anisotropic etch removes the dielectric film from horizontal surfaces and leaves the dielectric sidewall spacers adjacent to vertical surfaces, such as the sidewalls ofgate electrode 418. The result is the formation ofsidewall spacers 424 which run along the laterally opposite sidewalls ofgate electrode 418 as shown inFIG. 4F . - Next, if desired, heavy source/drain contact implants can be made to form heavily doped
semiconductor film 414. Heavily doped source/drain contact regions can be formed by ion implantation with a vertical ion implantation process. The ion implantation process dopes thesemiconductor body 414 located adjacent to the sidewall spacers to a concentration between 1×1020-1×1021 atoms/cm3 to formsource contact region 426 anddrain contact region 428.Sidewall spacers 424 offset the source/drain contact implantation step and define the tip regions as the regions of the dopedsemiconductor body 414 beneathsidewall spacers 424. The contact regions are the regions of the semiconductor body which are adjacent to the outside edges of thesidewall spacers 424. - Next, an interlayer dielectric (ILD) 430 is blanket deposited over the substrate as shown in
FIG. 4H . The interlayer dielectric may be referred to as ILD0 because it is used to isolate the transistor from a subsequently formed first level of metallization. The interlayer dielectric (ILD) 430 is formed aboveisolation regions 410 and over and abovegate electrode 418 as well as above and around the exposed portion ofsemiconductor body 414. Theinterlayer dielectric 430 fills the gap made betweensemiconductor body 414,isolation region 410 and the gate electrode/sidewall spacers 424/418.Interlayer dielectric 430 is formed to a thickness sufficient to isolategate electrode 418 andsemiconductor body 414 from a first level of metallization subsequently formed on the top surface of theinterlayer dielectric 430. In an embodiment of the present invention, theinterlayer dielectric 430 is formed to a thickness between 100 and 500 nm.Interlayer dielectric 430 can be formed from any suitable dielectric material, such as silicon dioxide, which can be used as an interlayer dielectric. Additionally,interlayer dielectric 430 need not be a single dielectric film and can be a composite dielectric formed from two or more dielectric layers. Additionally, prior to the formation ofinterlayer dielectric 430, a stress providing layer, such as silicon nitride, can be formed over and around the transistor in order to place thechannel region 421 of the device under stress to improve the carrier mobility therein. In an embodiment of the present invention, theinterlayer dielectric 430 can be a low k dielectric (i.e., have a dielectric constant less than the dielectric constant of silicon dioxide which is approximately 4.0) in order to prevent capacitance coupling between adjacent contacts. In an embodiment of the present invention, an interlayer dielectric is formed from a low k material, such as but not limited to fluorine doped SiO2, a carbon doped oxide (CDO), polymides, and zeolites. - In an embodiment of the present invention,
ILD 430 is formed of a material which can be selectively etched with respect tosemiconductor body 414 so that an opening can be etched into the semiconductor body without laterally etching intoILD 430 adjacent to the sidewalls of thesemiconductor body 414. In an embodiment of the present invention,interlayer dielectric 430 is formed from the same material, such as silicon dioxide, which is used to formisolation regions 410. In an embodiment of the present invention, after depositinginterlayer dielectric 430, the dielectric layer can be planarized by, for example, chemical mechanical planarization in order to form theinterlayer dielectric 430 with a planar top surface. Any suitable technique can be used to deposit theinterlayer dielectric 430, such as but not limited to chemical vapor deposition (CVD) and high density plasma (HDP) CVD. - Next, as illustrated in 4I-4L, contact openings are etched through
interlayer dielectric 430 and intosemiconductor body 414 and then filled with a metal to form the metal portions of the source and drain regions. It is to be appreciated thatFIGS. 4I-4L illustrate a cross-sectional view taken through thesemiconductor body 414 as set forth inFIG. 4H . - First, as illustrated in
FIG. 4I , a pair ofcontact opening source contact region 426 and thedrain contact 428 ofsemiconductor body 414. Well known photolithography techniques can be used to form a photoresist mask to define the locations whereopenings openings openings ILD 430 is a silicon dioxide film andsemiconductor body 414 is silicon, an etchant comprising HF may be used. In an embodiment of the present invention, the etchant used to formcontact openings selective semiconductor 414 so that it can etch through theinterlayer dielectric 430 and essentially stop etching on thesemiconductor body 414. In an embodiment of the present invention, an etchant which has an etch selectivity ratio between silicon dioxide and silicon of at least 10:1 is used. - Next, as illustrated in
FIG. 4J ,openings semiconductor body 414. In an embodiment of the present invention, the semiconductor body etchant etches laterally towards the channel of the device. In an embodiment of the present invention, the etching of theopenings extension portions FIG. 4J . In an alternative embodiment of the present invention, the etching may not quite reach thetip portions drain contact regions openings buried oxide layer 406 as illustrated inFIG. 4J . Additionally, in an embodiment of the present invention, the openings are etched laterally or horizontally outward untilisolation regions 410 are reached as illustrated inFIG. 4J . In an embodiment of the present invention, theopenings isolations regions 410 and buriedoxide layer 406. That is an etchant is used which etchessemiconductor body 414 but notinterlayer dielectric 430,isolation regions 410 or buriedoxide layer 406. In this way, theopenings oxide layer 406, theisolation region 410 and theinterlayer dielectric 430 as illustrated inFIG. 4J . Any suitable wet or dry etching techniques may be utilized to formopenings openings FIG. 4J . In an embodiment of the present invention, wheninterlayer dielectric 430 and insulatinglayer 410 are oxide films and the semiconductor body is a silicon, then the silicon body can be etched to formopenings - Next, as illustrated in
FIG. 4J ,openings semiconductor body 414 andcontact openings metal film 443 to form source anddrain contacts metal portions metal portions drain extension regions metal portions contact regions metal portions oxide layer 406 and in an embodiment of the present invention, in contact the outside portions ofisolation regions 410 as illustrated inFIG. 4K . In an embodiment of the present invention, themetal 443 is formed by a conformal deposition process so that thecontact openings semiconductor body 414 can be completely filled with the metal film. A blanket deposition of a conformal metal film by, for example, chemical vapor deposition (CVD) or atomic layer deposition (ALD) will also deposit the film onto the top surface of theinterlayer dielectric layer 430 as illustrated inFIG. 4K . In an embodiment of the present invention, themetal film 443 is a low resistance, high conductivity metal film. In an embodiment of the present invention, themetal film 443 is a film which can form a Schottky contact with the doped semiconductor portion of the semiconductor body. In an embodiment of the present invention, when forming an NFET type device, the metal film can be a metal selected from the group consisting of aluminum and titanium. In an embodiment of the present invention, when forming PFET type device, the metal film can be a metal selected from the group consisting of palladium and platinum. In an embodiment of the present invention, when semiconductor body is formed from silicon the metal film can be platinum. In an embodiment of the present invention, when the semiconductor body is formed from carbon nanotubes, the metal film can comprise palladium and aluminum. - Next, as shown in
FIG. 4L , themetal film 443 formed on the top surface of theinterlayer dielectric 430 is removed by well known techniques.Metal film 443 on the top surface of theinterlayer dielectric area 430 can be removed by, for example, chemical mechanical planarization or by a plasma etch back process. This completes the fabrication of a field effect transistor having source and drain regions with metal portions to improve external resistance (Rext) of the device. - It is to be appreciated that although the present invention has been described with respect to a nonplanar transistor, such as a tri-gate transistor, the present invention is not to be limited to these types if transistors. For example, the present invention is equally applicable to the formation of source and drain regions of a planar transistor where the gate electrode and gate dielectric layer are formed on a single surface of semiconductor film as is well know in the art. Additionally, the present invention is equally applicable to FINFET devices or dual gate devices where the gate electrode/gate dielectric is formed on two sides of the semiconductor body and not on the top surface of the semiconductor body as is well known in the art.
Claims (26)
1. A semiconductor device comprising:
a gate electrode formed on a gate dielectric layer formed on a semiconductor channel region of a semiconductor film; and
a pair of source/drain regions formed adjacent to said semiconductor channel region on opposite sides of said gate electrode, said source/drain regions comprising a semiconductor portion adjacent to and in contact with said semiconductor channel and a metal portion adjacent to and in contact with said semiconductor portion.
2. The semiconductor device of claim 1 wherein said semiconductor is silicon and said metal portion is platinum.
3. The semiconductor device of claim 1 wherein said semiconductor is carbon nanotubes and said metal portion is palladium.
4. The semiconductor device of claim 1 wherein said semiconductor channel region is formed on an insulating film of an insulating substrate and wherein said metal portion is formed on said insulating film.
5. The semiconductor device of claim 1 wherein said gate dielectric layer is formed on a first surface of said substrate and wherein said metal portion of said source/drain region is formed beneath said first surface.
6. The semiconductor device of claim 1 further comprising a pair of sidewall spacers formed adjacent to said gate electrode wherein a portion of said metal portion of said source/drain regions is formed beneath said sidewall spacers.
7. The semiconductor device of claim 6 wherein said silicon portion of said source/drain regions is formed beneath said sidewall spacers.
8. A semiconductor device comprising:
a semiconductor body formed on an oxide film formed on a substrate, said semiconductor body having a top surface and a pair of laterally opposite sidewalls;
a gate dielectric layer formed on the top surface and sidewalls of said semiconductor body;
a gate electrode formed on said gate dielectric layer on said top surface of said semiconductor body and on said sidewalls of said semiconductor body, said gate electrode having a pair of laterally opposite sidewalls;
a pair of sidewall spacers formed adjacent to said laterally opposite sidewalls of said gate electrode and on said top surface of said semiconductor body and adjacent to said sidewalls of said semiconductor body;
a pair of source/drain regions each comprising:
a source/drain extension formed in said semiconductor body beneath said sidewalls spacers; and
a metal portion in contact with said source/drain extension.
9. The semiconductor device of claim 8 wherein said metal portion is in contact with said oxide film formed on said substrate.
10. The semiconductor device of claim 8 wherein said metal portion extends beneath said pair of sidewall spacers.
11. The semiconductor device of claim 8 wherein said metal portion is formed from a metal selected from the group consisting of palladium and platinum.
12. The semiconductor device of claim 8 wherein said semiconductor body is silicon and wherein said metal portion is platinum.
13. The semiconductor device of claim 8 wherein said semiconductor body is carbon nanotubes and said metal portion is palladium.
14. A method of forming a semiconductor device comprising:
forming a gate electrode on a gate dielectric layer formed on a channel region of a semiconductor film;
forming a pair of source/drain regions on opposite sides of said gate electrode wherein said source/drain regions comprise a semiconductor portion adjacent to and in contact with said channel region and a metal portion adjacent to and in contact with said semiconductor portion.
15. The method of claim 14 further comprising forming a pair of sidewall spacers adjacent to the sidewalls of said gate electrode; and
forming said semiconductor portion of said source/drain regions beneath said pair of sidewall spacers.
16. The method of claim 14 wherein said semiconductor film is silicon and said metal portion is platinum.
17. The method of claim 14 wherein said semiconductor film is carbon nanotubes and said metal portion is palladium.
18. A method of forming a transistor comprising:
forming a gate electrode having a pair of laterally opposite sidewalls on a gate dielectric layer formed on a semiconductor layer;
forming a pair of source/drain extensions in said semiconductor layer on opposite sides of said gate electrode;
forming a pair of sidewall spacers adjacent to said sidewalls of said gate electrode and on said source/drain extensions;
forming a pair of source/drain contact regions in said semiconductor layer on opposite sides of said sidewall spacers;
forming an interlayer dielectric adjacent to said sidewall spacers and over said source/drain contact regions;
etching a pair of contact openings through said interlayer dielectric to expose a portion of said source/drain contact regions;
etching away a portion of said source/drain contact regions to form a pair of etched-out source/drain contact regions; and
depositing a metal film into said contact openings and into said etched-out source/drain contact regions.
19. The method of claim 18 wherein said metal film in said etched-out source/drain contact regions directly contact said source/drain extensions.
20. The method of claim 18 wherein said metal film is formed beneath said sidewall spacers.
21. The method of claim 18 wherein said source/drain extensions are formed by ion implanting dopants in alignment with said sidewalls of said gate electrode.
22. The method of claim 18 wherein said source/drain contact regions are formed by ion implanting dopants into said semiconductor film in alignment with the outside edges of said sidewall spacers.
23. A method of forming a nonplanar transistor comprising:
forming a semiconductor body having a top surface opposite a bottom surface formed on an insulating layer of an insulating substrate, said semiconductor body having a pair of laterally opposite sidewalls;
forming a gate dielectric layer on the top surface and sidewalls of said semiconductor body;
forming a gate electrode having a pair of laterally opposite sidewalls on said gate dielectric layer and on the top surface of said semiconductor body and adjacent to said gate dielectric layer on said sidewalls of said semiconductor body;
forming a pair of source/drain extensions in said semiconductor body on opposite sides of said gate electrode;
forming a pair sidewalls spacers adjacent to said gate electrode and on and adjacent to said source/drain extensions formed in said semiconductor body;
forming a pair of source/drain contact regions in said semiconductor body on opposite sides of said sidewall spacers;
forming an interlayer dielectric layer over and adjacent to said semiconductor body and adjacent to said sidewall spacers;
etching a pair of contact openings through said interlayer dielectric layer to said source/drain contact regions in said semiconductor body;
etching away a portion of said source/drain contact regions in said semiconductor body; and
depositing a metal film in said contact openings and in said etched away portion of said semiconductor body.
24. The method of claim 23 wherein said etching of said portion of said source/drain contact region in said semiconductor body etches until said insulating layer of said insulating substrate is reached.
25. The method of claim 24 wherein said metal film in said etched away portion of said semiconductor body contact said source/drain extension regions.
26. The method of claim 23 wherein said opening in said semiconductor body is larger than the contact opening formed through said interlayer dielectic.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/080,765 US20060202266A1 (en) | 2005-03-14 | 2005-03-14 | Field effect transistor with metal source/drain regions |
US12/114,227 US7879675B2 (en) | 2005-03-14 | 2008-05-02 | Field effect transistor with metal source/drain regions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/080,765 US20060202266A1 (en) | 2005-03-14 | 2005-03-14 | Field effect transistor with metal source/drain regions |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/114,227 Division US7879675B2 (en) | 2005-03-14 | 2008-05-02 | Field effect transistor with metal source/drain regions |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060202266A1 true US20060202266A1 (en) | 2006-09-14 |
Family
ID=36969930
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/080,765 Abandoned US20060202266A1 (en) | 2005-03-14 | 2005-03-14 | Field effect transistor with metal source/drain regions |
US12/114,227 Expired - Fee Related US7879675B2 (en) | 2005-03-14 | 2008-05-02 | Field effect transistor with metal source/drain regions |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/114,227 Expired - Fee Related US7879675B2 (en) | 2005-03-14 | 2008-05-02 | Field effect transistor with metal source/drain regions |
Country Status (1)
Country | Link |
---|---|
US (2) | US20060202266A1 (en) |
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070161170A1 (en) * | 2005-12-16 | 2007-07-12 | Orlowski Marius K | Transistor with immersed contacts and methods of forming thereof |
US20070262353A1 (en) * | 2006-04-28 | 2007-11-15 | Nobuyasu Nishiyama | Semiconductor device and method of fabricating the same |
US20080048240A1 (en) * | 2006-08-24 | 2008-02-28 | Arvind Kamath | Printed Non-Volatile Memory |
US20090166742A1 (en) * | 2007-12-26 | 2009-07-02 | Ravi Pillarisetty | Reducing external resistance of a multi-gate device by incorporation of a partial metallic fin |
WO2009101564A1 (en) * | 2008-02-11 | 2009-08-20 | Nxp B.V. | Finfet with separate gates and method for fabricating a finfet with separate gates |
US20100133614A1 (en) * | 2008-11-28 | 2010-06-03 | Sven Beyer | Multiple gate transistor having homogenously silicided fin end portions |
US20100155847A1 (en) * | 2008-12-23 | 2010-06-24 | Electronics And Telecommunications Research Institute | Self aligned field effect transistor structure |
US20100255949A1 (en) * | 2009-04-02 | 2010-10-07 | Gm Global Technology Operations, Inc. | Dual clutch transmission |
US20100327358A1 (en) * | 2009-06-30 | 2010-12-30 | Stephan Kronholz | Semiconductor element formed in a crystalline substrate material and comprising an embedded in situ n-doped semiconductor material |
US20110062520A1 (en) * | 2005-06-15 | 2011-03-17 | Brask Justin K | Method for fabricating transistor with thinned channel |
US20110147798A1 (en) * | 2009-12-23 | 2011-06-23 | Marko Radosavljevic | Conductivity improvements for iii-v semiconductor devices |
US20120112325A1 (en) * | 2006-05-15 | 2012-05-10 | Carnegie Mellon University | Integrated Circuit Device, System, and Method of Fabrication |
US20130161696A1 (en) * | 2011-12-21 | 2013-06-27 | Imec | Tunnel field-effect transistor and methods for manufacturing thereof |
US20130228862A1 (en) * | 2012-03-02 | 2013-09-05 | Taiwan Semiconductor Manufacturing Company, Ltd., ("Tsmc") | Semiconductor device having a strained region |
WO2013155740A1 (en) * | 2012-04-19 | 2013-10-24 | 中国科学院微电子研究所 | Semiconductor structure and manufacturing method therefor |
US20130307513A1 (en) * | 2011-12-19 | 2013-11-21 | Han Wui Then | High voltage field effect transistors |
CN103606559A (en) * | 2007-10-15 | 2014-02-26 | 台湾积体电路制造股份有限公司 | Method for manufacturing semiconductor device |
US20140110767A1 (en) * | 2012-10-24 | 2014-04-24 | International Business Machines Corporation | Bulk finfet well contacts with fin pattern uniformity |
US20140191318A1 (en) * | 2013-01-10 | 2014-07-10 | United Microelectronics Corp. | Complementary metal oxide semiconductor field effect transistor, metal oxide semiconductor field effect transistor and manufacturing method thereof |
DE102014212513A1 (en) | 2013-07-30 | 2015-02-05 | Samsung Electronics Co., Ltd. | FinFet component |
US20150041858A1 (en) * | 2013-08-08 | 2015-02-12 | International Business Machines Corporation | 3d transistor channel mobility enhancement |
CN104576389A (en) * | 2013-10-14 | 2015-04-29 | 中芯国际集成电路制造(上海)有限公司 | Fin FET (field-effect transistor) and production method thereof |
US20150236019A1 (en) * | 2014-02-18 | 2015-08-20 | International Business Machines Corporation | Cmos transistors including gate spacers of the same thickness |
US9425105B1 (en) * | 2015-09-15 | 2016-08-23 | International Business Machines Corporation | Semiconductor device including self-aligned gate structure and improved gate spacer topography |
US9679965B1 (en) | 2015-12-07 | 2017-06-13 | Samsung Electronics Co., Ltd. | Semiconductor device having a gate all around structure and a method for fabricating the same |
US9685509B2 (en) | 2013-07-30 | 2017-06-20 | Samsung Electronics Co., Ltd. | Finfet devices including high mobility channel materials with materials of graded composition in recessed source/drain regions |
US20170229342A1 (en) * | 2013-09-06 | 2017-08-10 | Intel Corporation | Transistor fabrication technique including sacrificial protective layer for source/drain at contact location |
US20180174909A1 (en) * | 2010-01-08 | 2018-06-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Hybrid integrated semiconductor tri-gate and split dual-gate finfet devices and method for manufacturing |
US10115825B1 (en) | 2017-04-28 | 2018-10-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and method for FinFET device with asymmetric contact |
US10147793B2 (en) | 2013-07-30 | 2018-12-04 | Samsung Electronics Co., Ltd. | FinFET devices including recessed source/drain regions having optimized depths |
US10755937B2 (en) * | 2017-04-07 | 2020-08-25 | Semiconductor Manufacturing International (Shanghai) Corporation | Vertical transistor having a silicided bottom and method for fabricating thereof |
US11289541B2 (en) * | 2019-11-14 | 2022-03-29 | Winbond Electronics Corp. | Resistive random access memory devices and methods for forming the same |
US20220165844A1 (en) * | 2020-10-26 | 2022-05-26 | United Microelectronics Corp. | Semiconductor device |
WO2022227343A1 (en) * | 2021-04-30 | 2022-11-03 | 长鑫存储技术有限公司 | Transistor structure and preparation method therefor, and semiconductor structure and preparation method therefor |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013154750A1 (en) | 2012-04-10 | 2013-10-17 | The Trustees Of Columbia Unversity In The City Of New York | Systems and methods for biological ion channel interfaces |
JP2011014806A (en) * | 2009-07-06 | 2011-01-20 | Hitachi Ltd | Semiconductor device and method of manufacturing the same |
CN102122645B (en) * | 2010-01-08 | 2014-03-12 | 中芯国际集成电路制造(上海)有限公司 | Integrated circuit structure, manufacturing method and using method thereof |
WO2011101463A1 (en) * | 2010-02-19 | 2011-08-25 | University College Cork - National University Of Ireland, Cork | A transistor device |
CN102214608A (en) * | 2010-04-09 | 2011-10-12 | 中国科学院微电子研究所 | Semiconductor device and manufacturing method thereof |
US8525342B2 (en) | 2010-04-12 | 2013-09-03 | Qualcomm Incorporated | Dual-side interconnected CMOS for stacked integrated circuits |
US8361859B2 (en) * | 2010-11-09 | 2013-01-29 | International Business Machines Corporation | Stressed transistor with improved metastability |
WO2012097074A2 (en) | 2011-01-11 | 2012-07-19 | The Trustees Of Columbia University In The City Of New York | Systems and methods for single-molecule detection using nanotubes |
WO2012116161A1 (en) | 2011-02-23 | 2012-08-30 | The Trustees Of Columbia University In The City Of New York | Systems and methods for single-molecule detection using nanopores |
US9246004B2 (en) | 2011-11-15 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained structures of semiconductor devices |
US9281378B2 (en) | 2012-01-24 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin recess last process for FinFET fabrication |
US9466696B2 (en) | 2012-01-24 | 2016-10-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and methods for forming the same |
US9171925B2 (en) * | 2012-01-24 | 2015-10-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-gate devices with replaced-channels and methods for forming the same |
WO2013158280A1 (en) | 2012-04-20 | 2013-10-24 | The Trustees Of Columbia University In The City Of New York | Systems and methods for single-molecule nucleic-acid assay platforms |
US9349837B2 (en) | 2012-11-09 | 2016-05-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessing STI to increase Fin height in Fin-first process |
US9443962B2 (en) | 2012-11-09 | 2016-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessing STI to increase fin height in fin-first process |
US9040363B2 (en) | 2013-03-20 | 2015-05-26 | International Business Machines Corporation | FinFET with reduced capacitance |
US9299780B2 (en) | 2014-03-26 | 2016-03-29 | International Business Machines Corporation | Constrained epitaxial source/drain regions on semiconductor-on-insulator finFET device |
CN105304488B (en) * | 2014-05-29 | 2018-07-10 | 中芯国际集成电路制造(上海)有限公司 | A kind of forming method of fin formula field effect transistor |
US9647091B2 (en) | 2015-05-01 | 2017-05-09 | International Business Machines Corporation | Annealed metal source drain overlapping the gate |
US9911849B2 (en) | 2015-12-03 | 2018-03-06 | International Business Machines Corporation | Transistor and method of forming same |
US9899490B2 (en) * | 2016-02-03 | 2018-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with changeable gate length and method for forming the same |
US9755073B1 (en) | 2016-05-11 | 2017-09-05 | International Business Machines Corporation | Fabrication of vertical field effect transistor structure with strained channels |
US10217707B2 (en) * | 2016-09-16 | 2019-02-26 | International Business Machines Corporation | Trench contact resistance reduction |
WO2019135731A1 (en) * | 2018-01-02 | 2019-07-11 | Intel Corporation | Thin-film transistor with source/drain structure to reduce parasitic capacitance |
US10522683B2 (en) * | 2018-04-25 | 2019-12-31 | Intel Corporation | Transistors with ballistic or quasi-ballistic carrier behavior and low resistance in source and drain nodes |
Citations (93)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4818715A (en) * | 1987-07-09 | 1989-04-04 | Industrial Technology Research Institute | Method of fabricating a LDDFET with self-aligned silicide |
US4907048A (en) * | 1987-11-23 | 1990-03-06 | Xerox Corporation | Double implanted LDD transistor self-aligned with gate |
US4906589A (en) * | 1989-02-06 | 1990-03-06 | Industrial Technology Research Institute | Inverse-T LDDFET with self-aligned silicide |
US4994873A (en) * | 1988-10-17 | 1991-02-19 | Motorola, Inc. | Local interconnect for stacked polysilicon device |
US4996574A (en) * | 1988-07-01 | 1991-02-26 | Fujitsu Limited | MIS transistor structure for increasing conductance between source and drain regions |
US5179037A (en) * | 1991-12-24 | 1993-01-12 | Texas Instruments Incorporated | Integration of lateral and vertical quantum well transistors in the same epitaxial stack |
US5391506A (en) * | 1992-01-31 | 1995-02-21 | Kawasaki Steel Corporation | Manufacturing method for semiconductor devices with source/drain formed in substrate projection. |
US5521859A (en) * | 1991-03-20 | 1996-05-28 | Fujitsu Limited | Semiconductor memory device having thin film transistor and method of producing the same |
US5716879A (en) * | 1994-12-15 | 1998-02-10 | Goldstar Electron Company, Ltd. | Method of making a thin film transistor |
US5739544A (en) * | 1993-05-26 | 1998-04-14 | Matsushita Electric Industrial Co., Ltd. | Quantization functional device utilizing a resonance tunneling effect and method for producing the same |
US5880015A (en) * | 1991-04-30 | 1999-03-09 | Sgs-Thomson Microelectronics, Inc. | Method of producing stepped wall interconnects and gates |
US5888309A (en) * | 1997-12-29 | 1999-03-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lateral etch inhibited multiple for forming a via through a microelectronics layer susceptible to etching within a fluorine containing plasma followed by an oxygen containing plasma |
US5889304A (en) * | 1996-06-28 | 1999-03-30 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US5899710A (en) * | 1995-01-20 | 1999-05-04 | Sony Corporation | Method for forming field effect transistor having multiple gate electrodes surrounding the channel region |
US5905285A (en) * | 1996-09-12 | 1999-05-18 | Advanced Micro Devices, Inc. | Ultra short trench transistors and process for making same |
US6013926A (en) * | 1996-11-20 | 2000-01-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with refractory metal element |
US6018176A (en) * | 1995-05-26 | 2000-01-25 | Samsung Electronics Co., Ltd. | Vertical transistor and memory cell |
US6031249A (en) * | 1996-07-11 | 2000-02-29 | Semiconductor Energy Laboratory Co., Ltd. | CMOS semiconductor device having boron doped channel |
US6054355A (en) * | 1997-06-30 | 2000-04-25 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device which includes forming a dummy gate |
US6066869A (en) * | 1997-10-06 | 2000-05-23 | Micron Technology, Inc. | Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor |
US6174820B1 (en) * | 1999-02-16 | 2001-01-16 | Sandia Corporation | Use of silicon oxynitride as a sacrificial material for microelectromechanical devices |
US6190975B1 (en) * | 1996-09-17 | 2001-02-20 | Matsushita Electric Industrial Co., Ltd. | Method of forming HCMOS devices with a silicon-germanium-carbon compound semiconductor layer |
US6218309B1 (en) * | 1999-06-30 | 2001-04-17 | Lam Research Corporation | Method of achieving top rounding and uniform etch depths while etching shallow trench isolation features |
US6335251B2 (en) * | 1998-05-29 | 2002-01-01 | Kabushiki Kaisha Toshiba | Semiconductor apparatus having elevated source and drain structure and manufacturing method therefor |
US20020011612A1 (en) * | 2000-07-31 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US6359311B1 (en) * | 2001-01-17 | 2002-03-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Quasi-surrounding gate and a method of fabricating a silicon-on-insulator semiconductor device with the same |
US6362111B1 (en) * | 1998-12-09 | 2002-03-26 | Texas Instruments Incorporated | Tunable gate linewidth reduction process |
US20020036290A1 (en) * | 2000-09-28 | 2002-03-28 | Kabushiki Kaisha Toshiba | Semiconductor device having MIS field effect transistors or three-dimensional structure |
US6376317B1 (en) * | 1998-03-30 | 2002-04-23 | Micron Technology, Inc. | Methods for dual-gated transistors |
US6383882B1 (en) * | 2000-08-21 | 2002-05-07 | Samsung Electronics Co., Ltd. | Method for fabricating MOS transistor using selective silicide process |
US6387820B1 (en) * | 2000-09-19 | 2002-05-14 | Advanced Micro Devices, Inc. | BC13/AR chemistry for metal overetching on a high density plasma etcher |
US6391782B1 (en) * | 2000-06-20 | 2002-05-21 | Advanced Micro Devices, Inc. | Process for forming multiple active lines and gate-all-around MOSFET |
US6396108B1 (en) * | 2000-11-13 | 2002-05-28 | Advanced Micro Devices, Inc. | Self-aligned double gate silicon-on-insulator (SOI) device |
US6506692B2 (en) * | 2001-05-30 | 2003-01-14 | Intel Corporation | Method of making a semiconductor device using a silicon carbide hard mask |
US20030042542A1 (en) * | 1996-04-26 | 2003-03-06 | Shigeto Maegawa | Semiconductor device having a thin film transistor and manufacturing method thereof |
US6534807B2 (en) * | 2001-08-13 | 2003-03-18 | International Business Machines Corporation | Local interconnect junction on insulator (JOI) structure |
US6537885B1 (en) * | 2002-05-09 | 2003-03-25 | Infineon Technologies Ag | Transistor and method of manufacturing a transistor having a shallow junction formation using a two step EPI layer |
US20030057486A1 (en) * | 2001-09-27 | 2003-03-27 | International Business Machines Corporation | Fin field effect transistor with self-aligned gate |
US20030057477A1 (en) * | 1999-06-18 | 2003-03-27 | Hergenrother John Michael | CMOS integrated circuit having vertical transistors and a process for fabricating same |
US20030067017A1 (en) * | 2001-10-05 | 2003-04-10 | Meikei Ieong | Variable threshold voltage double gated transistors and method of fabrication |
US6555879B1 (en) * | 2002-01-11 | 2003-04-29 | Advanced Micro Devices, Inc. | SOI device with metal source/drain and method of fabrication |
US20030085194A1 (en) * | 2001-11-07 | 2003-05-08 | Hopkins Dean A. | Method for fabricating close spaced mirror arrays |
US6562665B1 (en) * | 2000-10-16 | 2003-05-13 | Advanced Micro Devices, Inc. | Fabrication of a field effect transistor with a recess in a semiconductor pillar in SOI technology |
US20030098488A1 (en) * | 2001-11-27 | 2003-05-29 | O'keeffe James | Band-structure modulation of nano-structures in an electric field |
US6680240B1 (en) * | 2002-06-25 | 2004-01-20 | Advanced Micro Devices, Inc. | Silicon-on-insulator device with strained device film and method for making the same with partial replacement of isolation oxide |
US6686231B1 (en) * | 2002-12-06 | 2004-02-03 | Advanced Micro Devices, Inc. | Damascene gate process with sacrificial oxide in semiconductor devices |
US20040031979A1 (en) * | 2002-06-07 | 2004-02-19 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
US20040033639A1 (en) * | 2001-05-07 | 2004-02-19 | Applied Materials, Inc. | Integrated method for release and passivation of MEMS structures |
US6696366B1 (en) * | 1998-08-17 | 2004-02-24 | Lam Research Corporation | Technique for etching a low capacitance dielectric layer |
US20040036127A1 (en) * | 2002-08-23 | 2004-02-26 | Chau Robert S. | Tri-gate devices and methods of fabrication |
US20040036118A1 (en) * | 2002-08-26 | 2004-02-26 | International Business Machines Corporation | Concurrent Fin-FET and thick-body device fabrication |
US20040038533A1 (en) * | 1999-04-09 | 2004-02-26 | Chunlin Liang | Isolated junction structure and method of manufacture |
US6706571B1 (en) * | 2002-10-22 | 2004-03-16 | Advanced Micro Devices, Inc. | Method for forming multiple structures in a semiconductor device |
US6709982B1 (en) * | 2002-11-26 | 2004-03-23 | Advanced Micro Devices, Inc. | Double spacer FinFET formation |
US6713396B2 (en) * | 2002-04-29 | 2004-03-30 | Hewlett-Packard Development Company, L.P. | Method of fabricating high density sub-lithographic features on a substrate |
US20040061178A1 (en) * | 2002-09-30 | 2004-04-01 | Advanced Micro Devices Inc. | Finfet having improved carrier mobility and method of its formation |
US6716690B1 (en) * | 2003-03-12 | 2004-04-06 | Advanced Micro Devices, Inc. | Uniformly doped source/drain junction in a double-gate MOSFET |
US6716684B1 (en) * | 2000-11-13 | 2004-04-06 | Advanced Micro Devices, Inc. | Method of making a self-aligned triple gate silicon-on-insulator device |
US6716686B1 (en) * | 2003-07-08 | 2004-04-06 | Advanced Micro Devices, Inc. | Method for forming channels in a finfet device |
US20040070020A1 (en) * | 1999-12-17 | 2004-04-15 | Ichiro Fujiwara | Nonvolatile semiconductor memory device and method for operating the same |
US20040075149A1 (en) * | 2000-12-04 | 2004-04-22 | Amberwave Systems Corporation | CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US20040082125A1 (en) * | 2002-10-29 | 2004-04-29 | Taiwan Semiconductor Manufacturing Company | Novel dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
US20040092067A1 (en) * | 2001-05-24 | 2004-05-13 | International Business Machines Corporation | Damascene double-gate MOSFET with vertical channel regions |
US20040092062A1 (en) * | 2002-11-08 | 2004-05-13 | Ahmed Shibly S. | Planarizing gate material to improve gate critical dimension in semiconductor devices |
US6838322B2 (en) * | 2003-05-01 | 2005-01-04 | Freescale Semiconductor, Inc. | Method for forming a double-gated semiconductor device |
US6844238B2 (en) * | 2003-03-26 | 2005-01-18 | Taiwan Semiconductor Manufacturing Co., Ltd | Multiple-gate transistors with improved gate control |
US20050019993A1 (en) * | 2003-07-24 | 2005-01-27 | Deok-Hyung Lee | Methods for fabricating fin field effect transistors using a protective layer to reduce etching damage |
US6849884B2 (en) * | 2002-03-19 | 2005-02-01 | International Business Machines Corporation | Strained Fin FETs structure and method |
US6849556B2 (en) * | 2002-09-27 | 2005-02-01 | Oki Electric Industry Co., Ltd. | Etching method, gate etching method, and method of manufacturing semiconductor devices |
US6852559B2 (en) * | 2002-12-06 | 2005-02-08 | Hynix Semiconductor Inc. | Transistor of semiconductor device, and method for manufacturing the same |
US6855990B2 (en) * | 2002-11-26 | 2005-02-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Strained-channel multiple-gate transistor |
US6855606B2 (en) * | 2003-02-20 | 2005-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor nano-rod devices |
US20050035415A1 (en) * | 2003-08-13 | 2005-02-17 | Yee-Chia Yeo | Multiple-gate transistors formed on bulk substrates |
US6867460B1 (en) * | 2003-11-05 | 2005-03-15 | International Business Machines Corporation | FinFET SRAM cell with chevron FinFET logic |
US6867433B2 (en) * | 2003-04-30 | 2005-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
US20050059214A1 (en) * | 2003-09-16 | 2005-03-17 | International Business Machines Corporation | Method and structure of vertical strained silicon devices |
US6869898B2 (en) * | 2000-07-31 | 2005-03-22 | Heraeus Quarzglas Gmbh & Co. Kg | Quartz glass jig for processing apparatus using plasma |
US6884154B2 (en) * | 2000-02-23 | 2005-04-26 | Shin-Etsu Handotai Co., Ltd. | Method for apparatus for polishing outer peripheral chamfered part of wafer |
US6885055B2 (en) * | 2003-02-04 | 2005-04-26 | Lee Jong-Ho | Double-gate FinFET device and fabricating method thereof |
US20060014338A1 (en) * | 2004-06-30 | 2006-01-19 | International Business Machines Corporation | Method and structure for strained finfet devices |
US20060040054A1 (en) * | 2004-08-18 | 2006-02-23 | Pearlstein Ronald M | Passivating ALD reactor chamber internal surfaces to prevent residue buildup |
US20060046521A1 (en) * | 2004-09-01 | 2006-03-02 | Vaartstra Brian A | Deposition methods using heteroleptic precursors |
US20060063469A1 (en) * | 2002-01-17 | 2006-03-23 | Homayoun Talieh | Advanced chemical mechanical polishing system with smart endpoint detection |
US7018551B2 (en) * | 2003-12-09 | 2006-03-28 | International Business Machines Corporation | Pull-back method of forming fins in FinFets |
US20060071299A1 (en) * | 2004-09-29 | 2006-04-06 | Doyle Brian S | Independently accessed double-gate and tri-gate transistors in same process flow |
US20060086977A1 (en) * | 2004-10-25 | 2006-04-27 | Uday Shah | Nonplanar device with thinned lower body portion and method of fabrication |
US20070001219A1 (en) * | 2005-06-30 | 2007-01-04 | Marko Radosavljevic | Block contact architectures for nanoscale channel transistors |
US7183137B2 (en) * | 2003-12-01 | 2007-02-27 | Taiwan Semiconductor Manufacturing Company | Method for dicing semiconductor wafers |
US20070048930A1 (en) * | 2005-09-01 | 2007-03-01 | Figura Thomas A | Peripheral gate stacks and recessed array gates |
US20070045748A1 (en) * | 2005-08-25 | 2007-03-01 | International Business Machines Corporation | Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures |
US7187043B2 (en) * | 2003-03-13 | 2007-03-06 | Sharp Kabushiki Kaisha | Memory function body, particle forming method therefor and, memory device, semiconductor device, and electronic equipment having the memory function body |
US20070093010A1 (en) * | 2005-10-25 | 2007-04-26 | Leo Mathew | Method of making an inverted-T channel transistor |
US7314787B2 (en) * | 2004-03-10 | 2008-01-01 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device |
Family Cites Families (281)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4231149A (en) | 1978-10-10 | 1980-11-04 | Texas Instruments Incorporated | Narrow band-gap semiconductor CCD imaging device and method of fabrication |
GB2156149A (en) | 1984-03-14 | 1985-10-02 | Philips Electronic Associated | Dielectrically-isolated integrated circuit manufacture |
US4487652A (en) | 1984-03-30 | 1984-12-11 | Motorola, Inc. | Slope etch of polyimide |
US4711701A (en) | 1986-09-16 | 1987-12-08 | Texas Instruments Incorporated | Self-aligned transistor method |
US5514885A (en) | 1986-10-09 | 1996-05-07 | Myrick; James J. | SOI methods and apparatus |
US4905063A (en) | 1988-06-21 | 1990-02-27 | American Telephone And Telegraph Company, At&T Bell Laboratories | Floating gate memories |
KR910010043B1 (en) | 1988-07-28 | 1991-12-10 | 한국전기통신공사 | Microscopic line forming method for using spacer |
US5346834A (en) | 1988-11-21 | 1994-09-13 | Hitachi, Ltd. | Method for manufacturing a semiconductor device and a semiconductor memory device |
JPH02302044A (en) | 1989-05-16 | 1990-12-14 | Fujitsu Ltd | Manufacture of semiconductor device |
US5328810A (en) | 1990-05-07 | 1994-07-12 | Micron Technology, Inc. | Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic process |
KR930003790B1 (en) | 1990-07-02 | 1993-05-10 | 삼성전자 주식회사 | Dielectric meterial |
US5278102A (en) | 1990-08-18 | 1994-01-11 | Fujitsu Limited | SOI device and a fabrication process thereof |
JP3061406B2 (en) | 1990-09-28 | 2000-07-10 | 株式会社東芝 | Semiconductor device |
JP3202223B2 (en) | 1990-11-27 | 2001-08-27 | 日本電気株式会社 | Method for manufacturing transistor |
DE69213539T2 (en) | 1991-04-26 | 1997-02-20 | Canon Kk | Semiconductor device with improved insulated gate transistor |
US5346836A (en) | 1991-06-06 | 1994-09-13 | Micron Technology, Inc. | Process for forming low resistance contacts between silicide areas and upper level polysilicon interconnects |
US5292670A (en) | 1991-06-10 | 1994-03-08 | Texas Instruments Incorporated | Sidewall doping technique for SOI transistors |
JPH05243572A (en) | 1992-02-27 | 1993-09-21 | Fujitsu Ltd | Semiconductor device |
US5405454A (en) | 1992-03-19 | 1995-04-11 | Matsushita Electric Industrial Co., Ltd. | Electrically insulated silicon structure and producing method therefor |
JP2572003B2 (en) | 1992-03-30 | 1997-01-16 | 三星電子株式会社 | Method of manufacturing thin film transistor having three-dimensional multi-channel structure |
JPH0793441B2 (en) | 1992-04-24 | 1995-10-09 | ヒュンダイ エレクトロニクス インダストリーズ カンパニー リミテッド | Thin film transistor and manufacturing method thereof |
KR960002088B1 (en) | 1993-02-17 | 1996-02-10 | 삼성전자주식회사 | Making method of semiconductor device with soi structure |
US5357119A (en) | 1993-02-19 | 1994-10-18 | Board Of Regents Of The University Of California | Field effect devices having short period superlattice structures using Si and Ge |
JPH06310547A (en) | 1993-02-25 | 1994-11-04 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
EP0623963A1 (en) | 1993-05-06 | 1994-11-09 | Siemens Aktiengesellschaft | MOSFET on SOI substrate |
US5475869A (en) | 1993-05-28 | 1995-12-12 | Nec Corporation | Radio base station capable of distinguishing between interference due to collisions of outgoing call signals and an external interference noise |
US6730549B1 (en) | 1993-06-25 | 2004-05-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for its preparation |
JP3778581B2 (en) | 1993-07-05 | 2006-05-24 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
JP3460863B2 (en) | 1993-09-17 | 2003-10-27 | 三菱電機株式会社 | Method for manufacturing semiconductor device |
US5479033A (en) | 1994-05-27 | 1995-12-26 | Sandia Corporation | Complementary junction heterostructure field-effect transistor |
JP3361922B2 (en) | 1994-09-13 | 2003-01-07 | 株式会社東芝 | Semiconductor device |
JP3378414B2 (en) | 1994-09-14 | 2003-02-17 | 株式会社東芝 | Semiconductor device |
JPH08153880A (en) | 1994-09-29 | 1996-06-11 | Toshiba Corp | Semiconductor device and fabrication thereof |
US5602049A (en) | 1994-10-04 | 1997-02-11 | United Microelectronics Corporation | Method of fabricating a buried structure SRAM cell |
JPH08125152A (en) | 1994-10-28 | 1996-05-17 | Canon Inc | Semiconductor device, correlation operating unit empolying it, ad converter, da converter, and signal processing system |
US5576227A (en) | 1994-11-02 | 1996-11-19 | United Microelectronics Corp. | Process for fabricating a recessed gate MOS device |
JP3078720B2 (en) | 1994-11-02 | 2000-08-21 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
GB2295488B (en) | 1994-11-24 | 1996-11-20 | Toshiba Cambridge Res Center | Semiconductor device |
US5665203A (en) | 1995-04-28 | 1997-09-09 | International Business Machines Corporation | Silicon etching method |
JP3303601B2 (en) | 1995-05-19 | 2002-07-22 | 日産自動車株式会社 | Groove type semiconductor device |
US5658806A (en) | 1995-10-26 | 1997-08-19 | National Science Council | Method for fabricating thin-film transistor with bottom-gate or dual-gate configuration |
US5814895A (en) | 1995-12-22 | 1998-09-29 | Sony Corporation | Static random access memory having transistor elements formed on side walls of a trench in a semiconductor substrate |
KR100205442B1 (en) | 1995-12-26 | 1999-07-01 | 구본준 | Thin film transistor and method of fabricating the same |
US5595919A (en) | 1996-02-20 | 1997-01-21 | Chartered Semiconductor Manufacturing Pte Ltd. | Method of making self-aligned halo process for reducing junction capacitance |
US5793088A (en) | 1996-06-18 | 1998-08-11 | Integrated Device Technology, Inc. | Structure for controlling threshold voltage of MOSFET |
US6063677A (en) | 1996-10-28 | 2000-05-16 | Texas Instruments Incorporated | Method of forming a MOSFET using a disposable gate and raised source and drain |
US6063675A (en) | 1996-10-28 | 2000-05-16 | Texas Instruments Incorporated | Method of forming a MOSFET using a disposable gate with a sidewall dielectric |
US6163053A (en) | 1996-11-06 | 2000-12-19 | Ricoh Company, Ltd. | Semiconductor device having opposite-polarity region under channel |
US5827769A (en) | 1996-11-20 | 1998-10-27 | Intel Corporation | Method for fabricating a transistor with increased hot carrier resistance by nitridizing and annealing the sidewall oxide of the gate electrode |
US5773331A (en) | 1996-12-17 | 1998-06-30 | International Business Machines Corporation | Method for making single and double gate field effect transistors with sidewall source-drain contacts |
US5908313A (en) | 1996-12-31 | 1999-06-01 | Intel Corporation | Method of forming a transistor |
JP4086926B2 (en) | 1997-01-29 | 2008-05-14 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
JPH118390A (en) | 1997-06-18 | 1999-01-12 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
US6251763B1 (en) | 1997-06-30 | 2001-06-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing same |
JPH1140811A (en) | 1997-07-22 | 1999-02-12 | Hitachi Ltd | Semiconductor device and manufacture thereof |
US5952701A (en) | 1997-08-18 | 1999-09-14 | National Semiconductor Corporation | Design and fabrication of semiconductor structure having complementary channel-junction insulated-gate field-effect transistors whose gate electrodes have work functions close to mid-gap semiconductor value |
US5776821A (en) | 1997-08-22 | 1998-07-07 | Vlsi Technology, Inc. | Method for forming a reduced width gate electrode |
US5976767A (en) | 1997-10-09 | 1999-11-02 | Micron Technology, Inc. | Ammonium hydroxide etch of photoresist masked silicon |
US5856225A (en) | 1997-11-24 | 1999-01-05 | Chartered Semiconductor Manufacturing Ltd | Creation of a self-aligned, ion implanted channel region, after source and drain formation |
US6120846A (en) | 1997-12-23 | 2000-09-19 | Advanced Technology Materials, Inc. | Method for the selective deposition of bismuth based ferroelectric thin films by chemical vapor deposition |
US6117741A (en) | 1998-01-09 | 2000-09-12 | Texas Instruments Incorporated | Method of forming a transistor having an improved sidewall gate structure |
US6294416B1 (en) | 1998-01-23 | 2001-09-25 | Texas Instruments-Acer Incorporated | Method of fabricating CMOS transistors with self-aligned planarization twin-well by using fewer mask counts |
US6307235B1 (en) | 1998-03-30 | 2001-10-23 | Micron Technology, Inc. | Another technique for gated lateral bipolar transistors |
US6087208A (en) | 1998-03-31 | 2000-07-11 | Advanced Micro Devices, Inc. | Method for increasing gate capacitance by using both high and low dielectric gate material |
US6215190B1 (en) | 1998-05-12 | 2001-04-10 | International Business Machines Corporation | Borderless contact to diffusion with respect to gate conductor and methods for fabricating |
US6114201A (en) | 1998-06-01 | 2000-09-05 | Texas Instruments-Acer Incorporated | Method of manufacturing a multiple fin-shaped capacitor for high density DRAMs |
US6317444B1 (en) | 1998-06-12 | 2001-11-13 | Agere System Optoelectronics Guardian Corp. | Optical device including carbon-doped contact layers |
US6165880A (en) | 1998-06-15 | 2000-12-26 | Taiwan Semiconductor Manufacturing Company | Double spacer technology for making self-aligned contacts (SAC) on semiconductor integrated circuits |
US6130123A (en) | 1998-06-30 | 2000-10-10 | Intel Corporation | Method for making a complementary metal gate electrode technology |
JP2000037842A (en) | 1998-07-27 | 2000-02-08 | Dainippon Printing Co Ltd | Electromagnetic wave absorbing decorative material |
JP2000156502A (en) | 1998-09-21 | 2000-06-06 | Texas Instr Inc <Ti> | Integrated circuit and method |
US6262456B1 (en) | 1998-11-06 | 2001-07-17 | Advanced Micro Devices, Inc. | Integrated circuit having transistors with different threshold voltages |
US5985726A (en) | 1998-11-06 | 1999-11-16 | Advanced Micro Devices, Inc. | Damascene process for forming ultra-shallow source/drain extensions and pocket in ULSI MOSFET |
US6114206A (en) | 1998-11-06 | 2000-09-05 | Advanced Micro Devices, Inc. | Multiple threshold voltage transistor implemented by a damascene process |
US6153485A (en) | 1998-11-09 | 2000-11-28 | Chartered Semiconductor Manufacturing Ltd. | Salicide formation on narrow poly lines by pulling back of spacer |
US6200865B1 (en) | 1998-12-04 | 2001-03-13 | Advanced Micro Devices, Inc. | Use of sacrificial dielectric structure to form semiconductor device with a self-aligned threshold adjust and overlying low-resistance gate |
TW449919B (en) | 1998-12-18 | 2001-08-11 | Koninkl Philips Electronics Nv | A method of manufacturing a semiconductor device |
TW406312B (en) | 1998-12-18 | 2000-09-21 | United Microelectronics Corp | The method of etching doped poly-silicon |
US6380558B1 (en) | 1998-12-29 | 2002-04-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating the same |
US6150222A (en) | 1999-01-07 | 2000-11-21 | Advanced Micro Devices, Inc. | Method of making a high performance transistor with elevated spacer formation and self-aligned channel regions |
FR2788629B1 (en) | 1999-01-15 | 2003-06-20 | Commissariat Energie Atomique | TRANSISTOR MIS AND METHOD FOR FABRICATING SUCH A TRANSISTOR ON A SEMICONDUCTOR SUBSTRATE |
JP2000243854A (en) | 1999-02-22 | 2000-09-08 | Toshiba Corp | Semiconductor device and its manufacture |
US6093621A (en) | 1999-04-05 | 2000-07-25 | Vanguard International Semiconductor Corp. | Method of forming shallow trench isolation |
US6459123B1 (en) | 1999-04-30 | 2002-10-01 | Infineon Technologies Richmond, Lp | Double gated transistor |
JP2001015704A (en) | 1999-06-29 | 2001-01-19 | Hitachi Ltd | Semiconductor integrated circuit |
US6501131B1 (en) | 1999-07-22 | 2002-12-31 | International Business Machines Corporation | Transistors having independently adjustable parameters |
TW432594B (en) | 1999-07-31 | 2001-05-01 | Taiwan Semiconductor Mfg | Manufacturing method for shallow trench isolation |
US6259135B1 (en) | 1999-09-24 | 2001-07-10 | International Business Machines Corporation | MOS transistors structure for reducing the size of pitch limited circuits |
FR2799305B1 (en) | 1999-10-05 | 2004-06-18 | St Microelectronics Sa | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE WITH ENVELOPING GRID AND DEVICE OBTAINED |
EP1091413A3 (en) | 1999-10-06 | 2005-01-12 | Lsi Logic Corporation | Fully-depleted, fully-inverted, short-length and vertical channel, dual-gate, cmos fet |
US6541829B2 (en) | 1999-12-03 | 2003-04-01 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6252284B1 (en) | 1999-12-09 | 2001-06-26 | International Business Machines Corporation | Planarized silicon fin device |
KR100311049B1 (en) | 1999-12-13 | 2001-10-12 | 윤종용 | Nonvolatile semiconductor memory device and manufacturing method thereof |
US6303479B1 (en) | 1999-12-16 | 2001-10-16 | Spinnaker Semiconductor, Inc. | Method of manufacturing a short-channel FET with Schottky-barrier source and drain contacts |
JP4194237B2 (en) | 1999-12-28 | 2008-12-10 | 株式会社リコー | Voltage generation circuit and reference voltage source circuit using field effect transistor |
US7391087B2 (en) | 1999-12-30 | 2008-06-24 | Intel Corporation | MOS transistor structure and method of fabrication |
JP3613113B2 (en) | 2000-01-21 | 2005-01-26 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US6319807B1 (en) | 2000-02-07 | 2001-11-20 | United Microelectronics Corp. | Method for forming a semiconductor device by using reverse-offset spacer process |
US6483156B1 (en) | 2000-03-16 | 2002-11-19 | International Business Machines Corporation | Double planar gated SOI MOSFET structure |
FR2806832B1 (en) | 2000-03-22 | 2002-10-25 | Commissariat Energie Atomique | METAL SOURCE AND DRAIN MOS TRANSISTOR, AND METHOD FOR MANUFACTURING SUCH A TRANSISTOR |
JP3906005B2 (en) | 2000-03-27 | 2007-04-18 | 株式会社東芝 | Manufacturing method of semiconductor device |
KR100332834B1 (en) | 2000-03-29 | 2002-04-15 | 윤덕용 | A fabrication method of sub-micron gate using anisotropic etching |
TW466606B (en) | 2000-04-20 | 2001-12-01 | United Microelectronics Corp | Manufacturing method for dual metal gate electrode |
JP2001338987A (en) | 2000-05-26 | 2001-12-07 | Nec Microsystems Ltd | Forming method of shallow trench isolation region of mos transistor |
FR2810161B1 (en) | 2000-06-09 | 2005-03-11 | Commissariat Energie Atomique | ELECTRONIC MEMORY WITH DAMASCENE ARCHITECTURE AND METHOD OF MAKING SAID MEMORY |
US6526996B1 (en) | 2000-06-12 | 2003-03-04 | Promos Technologies, Inc. | Dry clean method instead of traditional wet clean after metal etch |
KR100545706B1 (en) | 2000-06-28 | 2006-01-24 | 주식회사 하이닉스반도체 | Semiconductor device manufacturing method |
US6798000B2 (en) | 2000-07-04 | 2004-09-28 | Infineon Technologies Ag | Field effect transistor |
US6403981B1 (en) | 2000-08-07 | 2002-06-11 | Advanced Micro Devices, Inc. | Double gate transistor having a silicon/germanium channel region |
US6358800B1 (en) | 2000-09-18 | 2002-03-19 | Vanguard International Semiconductor Corporation | Method of forming a MOSFET with a recessed-gate having a channel length beyond photolithography limit |
JP2002100762A (en) | 2000-09-22 | 2002-04-05 | Mitsubishi Electric Corp | Semiconductor device and manufacturing method therefor |
US7163864B1 (en) | 2000-10-18 | 2007-01-16 | International Business Machines Corporation | Method of fabricating semiconductor side wall fin |
US6645840B2 (en) | 2000-10-19 | 2003-11-11 | Texas Instruments Incorporated | Multi-layered polysilicon process |
US6413802B1 (en) | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US6472258B1 (en) | 2000-11-13 | 2002-10-29 | International Business Machines Corporation | Double gate trench transistor |
US6479866B1 (en) | 2000-11-14 | 2002-11-12 | Advanced Micro Devices, Inc. | SOI device with self-aligned selective damage implant, and method |
JP2002198441A (en) | 2000-11-16 | 2002-07-12 | Hynix Semiconductor Inc | Method for forming dual metal gate of semiconductor element |
US6552401B1 (en) | 2000-11-27 | 2003-04-22 | Micron Technology | Use of gate electrode workfunction to improve DRAM refresh |
US6921947B2 (en) | 2000-12-15 | 2005-07-26 | Renesas Technology Corp. | Semiconductor device having recessed isolation insulation film |
US6413877B1 (en) | 2000-12-22 | 2002-07-02 | Lam Research Corporation | Method of preventing damage to organo-silicate-glass materials during resist stripping |
JP2002198368A (en) | 2000-12-26 | 2002-07-12 | Nec Corp | Method for fabricating semiconductor device |
US6537901B2 (en) | 2000-12-29 | 2003-03-25 | Hynix Semiconductor Inc. | Method of manufacturing a transistor in a semiconductor device |
TW561530B (en) | 2001-01-03 | 2003-11-11 | Macronix Int Co Ltd | Process for fabricating CMOS transistor of IC devices employing double spacers for preventing short-channel effect |
US6975014B1 (en) | 2001-01-09 | 2005-12-13 | Advanced Micro Devices, Inc. | Method for making an ultra thin FDSOI device with improved short-channel performance |
US6403434B1 (en) | 2001-02-09 | 2002-06-11 | Advanced Micro Devices, Inc. | Process for manufacturing MOS transistors having elevated source and drain regions and a high-k gate dielectric |
US6475890B1 (en) | 2001-02-12 | 2002-11-05 | Advanced Micro Devices, Inc. | Fabrication of a field effect transistor with an upside down T-shaped semiconductor pillar in SOI technology |
JP2002246310A (en) | 2001-02-14 | 2002-08-30 | Sony Corp | Method of forming thin semiconductor film, method of manufacturing semiconductor device, device used for executing the methods, and electro-optic device |
US6475869B1 (en) | 2001-02-26 | 2002-11-05 | Advanced Micro Devices, Inc. | Method of forming a double gate transistor having an epitaxial silicon/germanium channel region |
US6630388B2 (en) | 2001-03-13 | 2003-10-07 | National Institute Of Advanced Industrial Science And Technology | Double-gate field-effect transistor, integrated circuit using the transistor and method of manufacturing the same |
TW582071B (en) | 2001-03-20 | 2004-04-01 | Macronix Int Co Ltd | Method for etching metal in a semiconductor |
JP3940565B2 (en) | 2001-03-29 | 2007-07-04 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP2002298051A (en) | 2001-03-30 | 2002-10-11 | Mizuho Bank Ltd | Point exchange service system |
US6458662B1 (en) | 2001-04-04 | 2002-10-01 | Advanced Micro Devices, Inc. | Method of fabricating a semiconductor device having an asymmetrical dual-gate silicon-germanium (SiGe) channel MOSFET and a device thereby formed |
KR100414217B1 (en) | 2001-04-12 | 2004-01-07 | 삼성전자주식회사 | Semiconductor device having gate all around type transistor and method of forming the same |
US6645861B2 (en) | 2001-04-18 | 2003-11-11 | International Business Machines Corporation | Self-aligned silicide process for silicon sidewall source and drain contacts |
US6787402B1 (en) | 2001-04-27 | 2004-09-07 | Advanced Micro Devices, Inc. | Double-gate vertical MOSFET transistor and fabrication method |
SG112804A1 (en) | 2001-05-10 | 2005-07-28 | Inst Of Microelectronics | Sloped trench etching process |
KR100363332B1 (en) | 2001-05-23 | 2002-12-05 | Samsung Electronics Co Ltd | Method for forming semiconductor device having gate all-around type transistor |
US6737333B2 (en) | 2001-07-03 | 2004-05-18 | Texas Instruments Incorporated | Semiconductor device isolation structure and method of forming |
JP2003017508A (en) | 2001-07-05 | 2003-01-17 | Nec Corp | Field effect transistor |
US6501141B1 (en) | 2001-08-13 | 2002-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd | Self-aligned contact with improved isolation and method for forming |
US6764965B2 (en) | 2001-08-17 | 2004-07-20 | United Microelectronics Corp. | Method for improving the coating capability of low-k dielectric layer |
JP2003100902A (en) | 2001-09-21 | 2003-04-04 | Mitsubishi Electric Corp | Manufacturing method for semiconductor device |
US6657259B2 (en) | 2001-12-04 | 2003-12-02 | International Business Machines Corporation | Multiple-plane FinFET CMOS |
US6967351B2 (en) | 2001-12-04 | 2005-11-22 | International Business Machines Corporation | Finfet SRAM cell using low mobility plane for cell stability and method for forming |
US6610576B2 (en) | 2001-12-13 | 2003-08-26 | International Business Machines Corporation | Method for forming asymmetric dual gate transistor |
US6583469B1 (en) | 2002-01-28 | 2003-06-24 | International Business Machines Corporation | Self-aligned dog-bone structure for FinFET applications and methods to fabricate the same |
KR100442089B1 (en) | 2002-01-29 | 2004-07-27 | 삼성전자주식회사 | Method of forming mos transistor having notched gate |
KR100458288B1 (en) | 2002-01-30 | 2004-11-26 | 한국과학기술원 | Double-Gate FinFET |
DE10203998A1 (en) | 2002-02-01 | 2003-08-21 | Infineon Technologies Ag | Production of a toothed structure in crystal structure in/on substrate used in production of floating gate transistor comprises forming trenches using a mask on the substrate and etching process and the unmasked region of substrate |
US6784071B2 (en) | 2003-01-31 | 2004-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded SOI wafer with <100> device layer and <110> substrate for performance improvement |
US20030151077A1 (en) | 2002-02-13 | 2003-08-14 | Leo Mathew | Method of forming a vertical double gate semiconductor device and structure thereof |
JP3782021B2 (en) | 2002-02-22 | 2006-06-07 | 株式会社東芝 | Semiconductor device, semiconductor device manufacturing method, and semiconductor substrate manufacturing method |
US6660598B2 (en) | 2002-02-26 | 2003-12-09 | International Business Machines Corporation | Method of forming a fully-depleted SOI ( silicon-on-insulator) MOSFET having a thinned channel region |
JP4370104B2 (en) | 2002-03-05 | 2009-11-25 | シャープ株式会社 | Semiconductor memory device |
US6639827B2 (en) | 2002-03-12 | 2003-10-28 | Intel Corporation | Low standby power using shadow storage |
US6605498B1 (en) | 2002-03-29 | 2003-08-12 | Intel Corporation | Semiconductor transistor having a backfilled channel material |
FR2838238B1 (en) | 2002-04-08 | 2005-04-15 | St Microelectronics Sa | SEMICONDUCTOR DEVICE WITH ENVELOPING GRID ENCAPSULATED IN AN INSULATING MEDIUM |
US6784076B2 (en) | 2002-04-08 | 2004-08-31 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
US6762469B2 (en) | 2002-04-19 | 2004-07-13 | International Business Machines Corporation | High performance CMOS device structure with mid-gap metal gate |
US6642090B1 (en) | 2002-06-03 | 2003-11-04 | International Business Machines Corporation | Fin FET devices from bulk semiconductor and method for forming |
US7105891B2 (en) | 2002-07-15 | 2006-09-12 | Texas Instruments Incorporated | Gate structure and method |
US6974729B2 (en) | 2002-07-16 | 2005-12-13 | Interuniversitair Microelektronica Centrum (Imec) | Integrated semiconductor fin device and a method for manufacturing such device |
US6705571B2 (en) | 2002-07-22 | 2004-03-16 | Northrop Grumman Corporation | System and method for loading stores on an aircraft |
KR100477543B1 (en) | 2002-07-26 | 2005-03-18 | 동부아남반도체 주식회사 | Method for forming short-channel transistor |
US6919238B2 (en) | 2002-07-29 | 2005-07-19 | Intel Corporation | Silicon on insulator (SOI) transistor and methods of fabrication |
US6921702B2 (en) | 2002-07-30 | 2005-07-26 | Micron Technology Inc. | Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics |
JP2004071996A (en) | 2002-08-09 | 2004-03-04 | Hitachi Ltd | Manufacturing method for semiconductor integrated circuit device |
US6833556B2 (en) | 2002-08-12 | 2004-12-21 | Acorn Technologies, Inc. | Insulated gate field effect transistor having passivated schottky barriers to the channel |
US6984585B2 (en) | 2002-08-12 | 2006-01-10 | Applied Materials Inc | Method for removal of residue from a magneto-resistive random access memory (MRAM) film stack using a sacrificial mask layer |
US6891234B1 (en) | 2004-01-07 | 2005-05-10 | Acorn Technologies, Inc. | Transistor with workfunction-induced charge layer |
JP3865233B2 (en) | 2002-08-19 | 2007-01-10 | 富士通株式会社 | CMOS integrated circuit device |
JP5179692B2 (en) | 2002-08-30 | 2013-04-10 | 富士通セミコンダクター株式会社 | Semiconductor memory device and manufacturing method thereof |
US6770516B2 (en) | 2002-09-05 | 2004-08-03 | Taiwan Semiconductor Manufacturing Company | Method of forming an N channel and P channel FINFET device on the same semiconductor substrate |
JP3651802B2 (en) | 2002-09-12 | 2005-05-25 | 株式会社東芝 | Manufacturing method of semiconductor device |
US6794313B1 (en) | 2002-09-20 | 2004-09-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Oxidation process to improve polysilicon sidewall roughness |
KR100481209B1 (en) | 2002-10-01 | 2005-04-08 | 삼성전자주식회사 | MOS Transistor having multiple channels and method of manufacturing the same |
JP4294935B2 (en) | 2002-10-17 | 2009-07-15 | 株式会社ルネサステクノロジ | Semiconductor device |
US6833588B2 (en) | 2002-10-22 | 2004-12-21 | Advanced Micro Devices, Inc. | Semiconductor device having a U-shaped gate structure |
US6611029B1 (en) | 2002-11-08 | 2003-08-26 | Advanced Micro Devices, Inc. | Double gate semiconductor device having separate gates |
US6825506B2 (en) | 2002-11-27 | 2004-11-30 | Intel Corporation | Field effect transistor and method of fabrication |
US6821834B2 (en) | 2002-12-04 | 2004-11-23 | Yoshiyuki Ando | Ion implantation methods and transistor cell layout for fin type transistors |
US7728360B2 (en) | 2002-12-06 | 2010-06-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multiple-gate transistor structure |
US6645797B1 (en) | 2002-12-06 | 2003-11-11 | Advanced Micro Devices, Inc. | Method for forming fins in a FinFET device using sacrificial carbon layer |
US6869868B2 (en) | 2002-12-13 | 2005-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a MOSFET device with metal containing gate structures |
US6794718B2 (en) | 2002-12-19 | 2004-09-21 | International Business Machines Corporation | High mobility crystalline planes in double-gate CMOS technology |
JP4418760B2 (en) | 2002-12-20 | 2010-02-24 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Integrated antifuse structure for fin-type FET and CMOS devices |
US6780694B2 (en) | 2003-01-08 | 2004-08-24 | International Business Machines Corporation | MOS transistor |
US7259425B2 (en) | 2003-01-23 | 2007-08-21 | Advanced Micro Devices, Inc. | Tri-gate and gate around MOSFET devices and methods for making same |
US6803631B2 (en) | 2003-01-23 | 2004-10-12 | Advanced Micro Devices, Inc. | Strained channel finfet |
US6762483B1 (en) | 2003-01-23 | 2004-07-13 | Advanced Micro Devices, Inc. | Narrow fin FinFET |
KR100543472B1 (en) | 2004-02-11 | 2006-01-20 | 삼성전자주식회사 | Semiconductor device having depletion barrier layer at source/drain regions and method of forming the same |
WO2004073044A2 (en) | 2003-02-13 | 2004-08-26 | Massachusetts Institute Of Technology | Finfet device and method to make same |
US7105894B2 (en) | 2003-02-27 | 2006-09-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Contacts to semiconductor fin devices |
KR100499159B1 (en) | 2003-02-28 | 2005-07-01 | 삼성전자주식회사 | Semiconductor device having a recessed channel and method of manufacturing the same |
US6800885B1 (en) | 2003-03-12 | 2004-10-05 | Advance Micro Devices, Inc. | Asymmetrical double gate or all-around gate MOSFET devices and methods for making same |
US6787854B1 (en) | 2003-03-12 | 2004-09-07 | Advanced Micro Devices, Inc. | Method for forming a fin in a finFET device |
TW582099B (en) | 2003-03-13 | 2004-04-01 | Ind Tech Res Inst | Method of adhering material layer on transparent substrate and method of forming single crystal silicon on transparent substrate |
US20040191980A1 (en) | 2003-03-27 | 2004-09-30 | Rafael Rios | Multi-corner FET for better immunity from short channel effects |
US6790733B1 (en) | 2003-03-28 | 2004-09-14 | International Business Machines Corporation | Preserving TEOS hard mask using COR for raised source-drain including removable/disposable spacer |
US6764884B1 (en) | 2003-04-03 | 2004-07-20 | Advanced Micro Devices, Inc. | Method for forming a gate in a FinFET device and thinning a fin in a channel region of the FinFET device |
US6902962B2 (en) | 2003-04-04 | 2005-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-on-insulator chip with multiple crystal orientations |
TWI231994B (en) | 2003-04-04 | 2005-05-01 | Univ Nat Taiwan | Strained Si FinFET |
US7442415B2 (en) | 2003-04-11 | 2008-10-28 | Sharp Laboratories Of America, Inc. | Modulated temperature method of atomic layer deposition (ALD) of high dielectric constant films |
JP2004319704A (en) | 2003-04-15 | 2004-11-11 | Seiko Instruments Inc | Semiconductor device |
TW200506093A (en) | 2003-04-21 | 2005-02-16 | Aviza Tech Inc | System and method for forming multi-component films |
US20070108514A1 (en) | 2003-04-28 | 2007-05-17 | Akira Inoue | Semiconductor device and method of fabricating the same |
JP3976703B2 (en) | 2003-04-30 | 2007-09-19 | エルピーダメモリ株式会社 | Manufacturing method of semiconductor device |
US6830998B1 (en) | 2003-06-17 | 2004-12-14 | Advanced Micro Devices, Inc. | Gate dielectric quality for replacement metal gate transistors |
US7045401B2 (en) | 2003-06-23 | 2006-05-16 | Sharp Laboratories Of America, Inc. | Strained silicon finFET device |
US20040262683A1 (en) | 2003-06-27 | 2004-12-30 | Bohr Mark T. | PMOS transistor strain optimization with raised junction regions |
US6909151B2 (en) | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US6960517B2 (en) | 2003-06-30 | 2005-11-01 | Intel Corporation | N-gate transistor |
US6921982B2 (en) | 2003-07-21 | 2005-07-26 | International Business Machines Corporation | FET channel having a strained lattice structure along multiple surfaces |
KR100487566B1 (en) | 2003-07-23 | 2005-05-03 | 삼성전자주식회사 | Fin field effect transistors and methods of formiing the same |
EP1519420A2 (en) | 2003-09-25 | 2005-03-30 | Interuniversitaire Microelectronica Centrum vzw ( IMEC) | Multiple gate semiconductor device and method for forming same |
US6835618B1 (en) | 2003-08-05 | 2004-12-28 | Advanced Micro Devices, Inc. | Epitaxially grown fin for FinFET |
KR100496891B1 (en) | 2003-08-14 | 2005-06-23 | 삼성전자주식회사 | Silicon fin for finfet and method for fabricating the same |
US7355253B2 (en) | 2003-08-22 | 2008-04-08 | International Business Machines Corporation | Strained-channel Fin field effect transistor (FET) with a uniform channel thickness and separate gates |
US6998301B1 (en) | 2003-09-03 | 2006-02-14 | Advanced Micro Devices, Inc. | Method for forming a tri-gate MOSFET |
US6877728B2 (en) | 2003-09-04 | 2005-04-12 | Lakin Manufacturing Corporation | Suspension assembly having multiple torsion members which cooperatively provide suspension to a wheel |
JP4439358B2 (en) | 2003-09-05 | 2010-03-24 | 株式会社東芝 | Field effect transistor and manufacturing method thereof |
US6970373B2 (en) | 2003-10-02 | 2005-11-29 | Intel Corporation | Method and apparatus for improving stability of a 6T CMOS SRAM cell |
JP4904815B2 (en) | 2003-10-09 | 2012-03-28 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
WO2005038901A1 (en) | 2003-10-22 | 2005-04-28 | Spinnaker Semiconductor, Inc. | Dynamic schottky barrier mosfet device and method of manufacture |
US6946377B2 (en) | 2003-10-29 | 2005-09-20 | Texas Instruments Incorporated | Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the same |
US7138320B2 (en) | 2003-10-31 | 2006-11-21 | Advanced Micro Devices, Inc. | Advanced technique for forming a transistor having raised drain and source regions |
KR100515061B1 (en) | 2003-10-31 | 2005-09-14 | 삼성전자주식회사 | Semiconductor devices having a fin field effect transistor and methods for forming the same |
US6885072B1 (en) | 2003-11-18 | 2005-04-26 | Applied Intellectual Properties Co., Ltd. | Nonvolatile memory with undercut trapping structure |
US7545001B2 (en) | 2003-11-25 | 2009-06-09 | Taiwan Semiconductor Manufacturing Company | Semiconductor device having high drive current and method of manufacture therefor |
US7075150B2 (en) | 2003-12-02 | 2006-07-11 | International Business Machines Corporation | Ultra-thin Si channel MOSFET using a self-aligned oxygen implant and damascene technique |
US7388258B2 (en) | 2003-12-10 | 2008-06-17 | International Business Machines Corporation | Sectional field effect devices |
US7662689B2 (en) | 2003-12-23 | 2010-02-16 | Intel Corporation | Strained transistor integration for CMOS |
US7223679B2 (en) | 2003-12-24 | 2007-05-29 | Intel Corporation | Transistor gate electrode having conductor material layer |
US7045407B2 (en) | 2003-12-30 | 2006-05-16 | Intel Corporation | Amorphous etch stop for the anisotropic etching of substrates |
US7105390B2 (en) | 2003-12-30 | 2006-09-12 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US7078282B2 (en) | 2003-12-30 | 2006-07-18 | Intel Corporation | Replacement gate flow facilitating high yield and incorporation of etch stop layers and/or stressed films |
US7247578B2 (en) | 2003-12-30 | 2007-07-24 | Intel Corporation | Method of varying etch selectivities of a film |
US6997415B2 (en) * | 2003-12-31 | 2006-02-14 | Gulfstream Aerospace Corporation | Method and arrangement for aircraft fuel dispersion |
US7705345B2 (en) | 2004-01-07 | 2010-04-27 | International Business Machines Corporation | High performance strained silicon FinFETs device and method for forming same |
US7056794B2 (en) | 2004-01-09 | 2006-06-06 | International Business Machines Corporation | FET gate structure with metal gate electrode and silicide contact |
US6974736B2 (en) | 2004-01-09 | 2005-12-13 | International Business Machines Corporation | Method of forming FET silicide gate structures incorporating inner spacers |
US7268058B2 (en) | 2004-01-16 | 2007-09-11 | Intel Corporation | Tri-gate transistors and methods to fabricate same |
US7385247B2 (en) | 2004-01-17 | 2008-06-10 | Samsung Electronics Co., Ltd. | At least penta-sided-channel type of FinFET transistor |
JP2005209782A (en) | 2004-01-21 | 2005-08-04 | Toshiba Corp | Semiconductor device |
US7250645B1 (en) | 2004-01-22 | 2007-07-31 | Advanced Micro Devices, Inc. | Reversed T-shaped FinFET |
US7224029B2 (en) | 2004-01-28 | 2007-05-29 | International Business Machines Corporation | Method and structure to create multiple device widths in FinFET technology in both bulk and SOI |
KR100587672B1 (en) | 2004-02-02 | 2006-06-08 | 삼성전자주식회사 | Method for forming FINFET using damascene process |
JP2005236305A (en) | 2004-02-20 | 2005-09-02 | Samsung Electronics Co Ltd | Semiconductor device having triple gate transistor, and manufacturing method of the same |
US7060539B2 (en) | 2004-03-01 | 2006-06-13 | International Business Machines Corporation | Method of manufacture of FinFET devices with T-shaped fins and devices manufactured thereby |
JP4852694B2 (en) | 2004-03-02 | 2012-01-11 | 独立行政法人産業技術総合研究所 | Semiconductor integrated circuit and manufacturing method thereof |
US6921691B1 (en) | 2004-03-18 | 2005-07-26 | Infineon Technologies Ag | Transistor with dopant-bearing metal in source and drain |
KR100576361B1 (en) | 2004-03-23 | 2006-05-03 | 삼성전자주식회사 | Three dimensional CMOS field effect transistor and method of fabricating the same |
US7141480B2 (en) | 2004-03-26 | 2006-11-28 | Texas Instruments Incorporated | Tri-gate low power device and method for manufacturing the same |
US7154118B2 (en) | 2004-03-31 | 2006-12-26 | Intel Corporation | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication |
US8450806B2 (en) | 2004-03-31 | 2013-05-28 | International Business Machines Corporation | Method for fabricating strained silicon-on-insulator structures and strained silicon-on insulator structures formed thereby |
US20050224797A1 (en) | 2004-04-01 | 2005-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS fabricated on different crystallographic orientation substrates |
US20050230763A1 (en) | 2004-04-15 | 2005-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of manufacturing a microelectronic device with electrode perturbing sill |
KR100642632B1 (en) | 2004-04-27 | 2006-11-10 | 삼성전자주식회사 | Methods of fabricating a semiconductor device and semiconductor devices fabricated thereby |
US7084018B1 (en) | 2004-05-05 | 2006-08-01 | Advanced Micro Devices, Inc. | Sacrificial oxide for minimizing box undercut in damascene FinFET |
US20050255642A1 (en) | 2004-05-11 | 2005-11-17 | Chi-Wen Liu | Method of fabricating inlaid structure |
US6864540B1 (en) | 2004-05-21 | 2005-03-08 | International Business Machines Corp. | High performance FET with elevated source/drain region |
KR100625177B1 (en) | 2004-05-25 | 2006-09-20 | 삼성전자주식회사 | method of manufacturing multi-bridge channel type MOS transistor |
KR100634372B1 (en) | 2004-06-04 | 2006-10-16 | 삼성전자주식회사 | Semiconductor devices and methods for forming the same |
US7132360B2 (en) | 2004-06-10 | 2006-11-07 | Freescale Semiconductor, Inc. | Method for treating a semiconductor surface to form a metal-containing layer |
WO2005122276A1 (en) | 2004-06-10 | 2005-12-22 | Nec Corporation | Semiconductor device and manufacturing method thereof |
US7291886B2 (en) | 2004-06-21 | 2007-11-06 | International Business Machines Corporation | Hybrid substrate technology for high-mobility planar and multiple-gate MOSFETs |
US7348284B2 (en) | 2004-08-10 | 2008-03-25 | Intel Corporation | Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow |
US7105934B2 (en) | 2004-08-30 | 2006-09-12 | International Business Machines Corporation | FinFET with low gate capacitance and low extrinsic resistance |
US7071064B2 (en) | 2004-09-23 | 2006-07-04 | Intel Corporation | U-gate transistors and methods of fabrication |
US7332439B2 (en) | 2004-09-29 | 2008-02-19 | Intel Corporation | Metal gate transistors with epitaxial source and drain regions |
US7247547B2 (en) | 2005-01-05 | 2007-07-24 | International Business Machines Corporation | Method of fabricating a field effect transistor having improved junctions |
US7875547B2 (en) | 2005-01-12 | 2011-01-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Contact hole structures and contact structures and fabrication methods thereof |
US20060172480A1 (en) | 2005-02-03 | 2006-08-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Single metal gate CMOS device design |
US7238564B2 (en) | 2005-03-10 | 2007-07-03 | Taiwan Semiconductor Manufacturing Company | Method of forming a shallow trench isolation structure |
US7177177B2 (en) | 2005-04-07 | 2007-02-13 | International Business Machines Corporation | Back-gate controlled read SRAM cell |
KR100699839B1 (en) | 2005-04-21 | 2007-03-27 | 삼성전자주식회사 | Semiconductor device having multi-channel and Method of manufacturing the same |
US7429536B2 (en) | 2005-05-23 | 2008-09-30 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7319074B2 (en) | 2005-06-13 | 2008-01-15 | United Microelectronics Corp. | Method of defining polysilicon patterns |
US8222646B2 (en) * | 2005-07-08 | 2012-07-17 | The Hong Kong University Of Science And Technology | Thin-film transistors with metal source and drain and methods of fabrication |
US20070023795A1 (en) | 2005-07-15 | 2007-02-01 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
-
2005
- 2005-03-14 US US11/080,765 patent/US20060202266A1/en not_active Abandoned
-
2008
- 2008-05-02 US US12/114,227 patent/US7879675B2/en not_active Expired - Fee Related
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4818715A (en) * | 1987-07-09 | 1989-04-04 | Industrial Technology Research Institute | Method of fabricating a LDDFET with self-aligned silicide |
US4907048A (en) * | 1987-11-23 | 1990-03-06 | Xerox Corporation | Double implanted LDD transistor self-aligned with gate |
US4996574A (en) * | 1988-07-01 | 1991-02-26 | Fujitsu Limited | MIS transistor structure for increasing conductance between source and drain regions |
US4994873A (en) * | 1988-10-17 | 1991-02-19 | Motorola, Inc. | Local interconnect for stacked polysilicon device |
US4906589A (en) * | 1989-02-06 | 1990-03-06 | Industrial Technology Research Institute | Inverse-T LDDFET with self-aligned silicide |
US5521859A (en) * | 1991-03-20 | 1996-05-28 | Fujitsu Limited | Semiconductor memory device having thin film transistor and method of producing the same |
US5880015A (en) * | 1991-04-30 | 1999-03-09 | Sgs-Thomson Microelectronics, Inc. | Method of producing stepped wall interconnects and gates |
US5179037A (en) * | 1991-12-24 | 1993-01-12 | Texas Instruments Incorporated | Integration of lateral and vertical quantum well transistors in the same epitaxial stack |
US5391506A (en) * | 1992-01-31 | 1995-02-21 | Kawasaki Steel Corporation | Manufacturing method for semiconductor devices with source/drain formed in substrate projection. |
US5739544A (en) * | 1993-05-26 | 1998-04-14 | Matsushita Electric Industrial Co., Ltd. | Quantization functional device utilizing a resonance tunneling effect and method for producing the same |
US5716879A (en) * | 1994-12-15 | 1998-02-10 | Goldstar Electron Company, Ltd. | Method of making a thin film transistor |
US5899710A (en) * | 1995-01-20 | 1999-05-04 | Sony Corporation | Method for forming field effect transistor having multiple gate electrodes surrounding the channel region |
US6018176A (en) * | 1995-05-26 | 2000-01-25 | Samsung Electronics Co., Ltd. | Vertical transistor and memory cell |
US6693324B2 (en) * | 1996-04-26 | 2004-02-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a thin film transistor and manufacturing method thereof |
US20030042542A1 (en) * | 1996-04-26 | 2003-03-06 | Shigeto Maegawa | Semiconductor device having a thin film transistor and manufacturing method thereof |
US5889304A (en) * | 1996-06-28 | 1999-03-30 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US6031249A (en) * | 1996-07-11 | 2000-02-29 | Semiconductor Energy Laboratory Co., Ltd. | CMOS semiconductor device having boron doped channel |
US5905285A (en) * | 1996-09-12 | 1999-05-18 | Advanced Micro Devices, Inc. | Ultra short trench transistors and process for making same |
US6190975B1 (en) * | 1996-09-17 | 2001-02-20 | Matsushita Electric Industrial Co., Ltd. | Method of forming HCMOS devices with a silicon-germanium-carbon compound semiconductor layer |
US6013926A (en) * | 1996-11-20 | 2000-01-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with refractory metal element |
US6054355A (en) * | 1997-06-30 | 2000-04-25 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device which includes forming a dummy gate |
US6066869A (en) * | 1997-10-06 | 2000-05-23 | Micron Technology, Inc. | Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor |
US5888309A (en) * | 1997-12-29 | 1999-03-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lateral etch inhibited multiple for forming a via through a microelectronics layer susceptible to etching within a fluorine containing plasma followed by an oxygen containing plasma |
US6376317B1 (en) * | 1998-03-30 | 2002-04-23 | Micron Technology, Inc. | Methods for dual-gated transistors |
US6335251B2 (en) * | 1998-05-29 | 2002-01-01 | Kabushiki Kaisha Toshiba | Semiconductor apparatus having elevated source and drain structure and manufacturing method therefor |
US6696366B1 (en) * | 1998-08-17 | 2004-02-24 | Lam Research Corporation | Technique for etching a low capacitance dielectric layer |
US6362111B1 (en) * | 1998-12-09 | 2002-03-26 | Texas Instruments Incorporated | Tunable gate linewidth reduction process |
US6174820B1 (en) * | 1999-02-16 | 2001-01-16 | Sandia Corporation | Use of silicon oxynitride as a sacrificial material for microelectromechanical devices |
US20040038533A1 (en) * | 1999-04-09 | 2004-02-26 | Chunlin Liang | Isolated junction structure and method of manufacture |
US20030057477A1 (en) * | 1999-06-18 | 2003-03-27 | Hergenrother John Michael | CMOS integrated circuit having vertical transistors and a process for fabricating same |
US6218309B1 (en) * | 1999-06-30 | 2001-04-17 | Lam Research Corporation | Method of achieving top rounding and uniform etch depths while etching shallow trench isolation features |
US20040070020A1 (en) * | 1999-12-17 | 2004-04-15 | Ichiro Fujiwara | Nonvolatile semiconductor memory device and method for operating the same |
US6884154B2 (en) * | 2000-02-23 | 2005-04-26 | Shin-Etsu Handotai Co., Ltd. | Method for apparatus for polishing outer peripheral chamfered part of wafer |
US6391782B1 (en) * | 2000-06-20 | 2002-05-21 | Advanced Micro Devices, Inc. | Process for forming multiple active lines and gate-all-around MOSFET |
US20020011612A1 (en) * | 2000-07-31 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US6869898B2 (en) * | 2000-07-31 | 2005-03-22 | Heraeus Quarzglas Gmbh & Co. Kg | Quartz glass jig for processing apparatus using plasma |
US6383882B1 (en) * | 2000-08-21 | 2002-05-07 | Samsung Electronics Co., Ltd. | Method for fabricating MOS transistor using selective silicide process |
US6387820B1 (en) * | 2000-09-19 | 2002-05-14 | Advanced Micro Devices, Inc. | BC13/AR chemistry for metal overetching on a high density plasma etcher |
US20020036290A1 (en) * | 2000-09-28 | 2002-03-28 | Kabushiki Kaisha Toshiba | Semiconductor device having MIS field effect transistors or three-dimensional structure |
US6525403B2 (en) * | 2000-09-28 | 2003-02-25 | Kabushiki Kaisha Toshiba | Semiconductor device having MIS field effect transistors or three-dimensional structure |
US6562665B1 (en) * | 2000-10-16 | 2003-05-13 | Advanced Micro Devices, Inc. | Fabrication of a field effect transistor with a recess in a semiconductor pillar in SOI technology |
US6716684B1 (en) * | 2000-11-13 | 2004-04-06 | Advanced Micro Devices, Inc. | Method of making a self-aligned triple gate silicon-on-insulator device |
US6396108B1 (en) * | 2000-11-13 | 2002-05-28 | Advanced Micro Devices, Inc. | Self-aligned double gate silicon-on-insulator (SOI) device |
US20040075149A1 (en) * | 2000-12-04 | 2004-04-22 | Amberwave Systems Corporation | CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US6359311B1 (en) * | 2001-01-17 | 2002-03-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Quasi-surrounding gate and a method of fabricating a silicon-on-insulator semiconductor device with the same |
US20040033639A1 (en) * | 2001-05-07 | 2004-02-19 | Applied Materials, Inc. | Integrated method for release and passivation of MEMS structures |
US20040092067A1 (en) * | 2001-05-24 | 2004-05-13 | International Business Machines Corporation | Damascene double-gate MOSFET with vertical channel regions |
US6506692B2 (en) * | 2001-05-30 | 2003-01-14 | Intel Corporation | Method of making a semiconductor device using a silicon carbide hard mask |
US6534807B2 (en) * | 2001-08-13 | 2003-03-18 | International Business Machines Corporation | Local interconnect junction on insulator (JOI) structure |
US6689650B2 (en) * | 2001-09-27 | 2004-02-10 | International Business Machines Corporation | Fin field effect transistor with self-aligned gate |
US20030057486A1 (en) * | 2001-09-27 | 2003-03-27 | International Business Machines Corporation | Fin field effect transistor with self-aligned gate |
US20030067017A1 (en) * | 2001-10-05 | 2003-04-10 | Meikei Ieong | Variable threshold voltage double gated transistors and method of fabrication |
US20030085194A1 (en) * | 2001-11-07 | 2003-05-08 | Hopkins Dean A. | Method for fabricating close spaced mirror arrays |
US20030098488A1 (en) * | 2001-11-27 | 2003-05-29 | O'keeffe James | Band-structure modulation of nano-structures in an electric field |
US6555879B1 (en) * | 2002-01-11 | 2003-04-29 | Advanced Micro Devices, Inc. | SOI device with metal source/drain and method of fabrication |
US20060063469A1 (en) * | 2002-01-17 | 2006-03-23 | Homayoun Talieh | Advanced chemical mechanical polishing system with smart endpoint detection |
US6849884B2 (en) * | 2002-03-19 | 2005-02-01 | International Business Machines Corporation | Strained Fin FETs structure and method |
US6713396B2 (en) * | 2002-04-29 | 2004-03-30 | Hewlett-Packard Development Company, L.P. | Method of fabricating high density sub-lithographic features on a substrate |
US6537885B1 (en) * | 2002-05-09 | 2003-03-25 | Infineon Technologies Ag | Transistor and method of manufacturing a transistor having a shallow junction formation using a two step EPI layer |
US20040031979A1 (en) * | 2002-06-07 | 2004-02-19 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
US6680240B1 (en) * | 2002-06-25 | 2004-01-20 | Advanced Micro Devices, Inc. | Silicon-on-insulator device with strained device film and method for making the same with partial replacement of isolation oxide |
US20040036126A1 (en) * | 2002-08-23 | 2004-02-26 | Chau Robert S. | Tri-gate devices and methods of fabrication |
US20040036127A1 (en) * | 2002-08-23 | 2004-02-26 | Chau Robert S. | Tri-gate devices and methods of fabrication |
US6858478B2 (en) * | 2002-08-23 | 2005-02-22 | Intel Corporation | Tri-gate devices and methods of fabrication |
US7163851B2 (en) * | 2002-08-26 | 2007-01-16 | International Business Machines Corporation | Concurrent Fin-FET and thick-body device fabrication |
US20040036118A1 (en) * | 2002-08-26 | 2004-02-26 | International Business Machines Corporation | Concurrent Fin-FET and thick-body device fabrication |
US6849556B2 (en) * | 2002-09-27 | 2005-02-01 | Oki Electric Industry Co., Ltd. | Etching method, gate etching method, and method of manufacturing semiconductor devices |
US20040061178A1 (en) * | 2002-09-30 | 2004-04-01 | Advanced Micro Devices Inc. | Finfet having improved carrier mobility and method of its formation |
US6706571B1 (en) * | 2002-10-22 | 2004-03-16 | Advanced Micro Devices, Inc. | Method for forming multiple structures in a semiconductor device |
US20040082125A1 (en) * | 2002-10-29 | 2004-04-29 | Taiwan Semiconductor Manufacturing Company | Novel dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
US20040092062A1 (en) * | 2002-11-08 | 2004-05-13 | Ahmed Shibly S. | Planarizing gate material to improve gate critical dimension in semiconductor devices |
US6855990B2 (en) * | 2002-11-26 | 2005-02-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Strained-channel multiple-gate transistor |
US6709982B1 (en) * | 2002-11-26 | 2004-03-23 | Advanced Micro Devices, Inc. | Double spacer FinFET formation |
US6686231B1 (en) * | 2002-12-06 | 2004-02-03 | Advanced Micro Devices, Inc. | Damascene gate process with sacrificial oxide in semiconductor devices |
US6852559B2 (en) * | 2002-12-06 | 2005-02-08 | Hynix Semiconductor Inc. | Transistor of semiconductor device, and method for manufacturing the same |
US6885055B2 (en) * | 2003-02-04 | 2005-04-26 | Lee Jong-Ho | Double-gate FinFET device and fabricating method thereof |
US6855606B2 (en) * | 2003-02-20 | 2005-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor nano-rod devices |
US6716690B1 (en) * | 2003-03-12 | 2004-04-06 | Advanced Micro Devices, Inc. | Uniformly doped source/drain junction in a double-gate MOSFET |
US7187043B2 (en) * | 2003-03-13 | 2007-03-06 | Sharp Kabushiki Kaisha | Memory function body, particle forming method therefor and, memory device, semiconductor device, and electronic equipment having the memory function body |
US6844238B2 (en) * | 2003-03-26 | 2005-01-18 | Taiwan Semiconductor Manufacturing Co., Ltd | Multiple-gate transistors with improved gate control |
US6867433B2 (en) * | 2003-04-30 | 2005-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
US6838322B2 (en) * | 2003-05-01 | 2005-01-04 | Freescale Semiconductor, Inc. | Method for forming a double-gated semiconductor device |
US6716686B1 (en) * | 2003-07-08 | 2004-04-06 | Advanced Micro Devices, Inc. | Method for forming channels in a finfet device |
US20050019993A1 (en) * | 2003-07-24 | 2005-01-27 | Deok-Hyung Lee | Methods for fabricating fin field effect transistors using a protective layer to reduce etching damage |
US20050035415A1 (en) * | 2003-08-13 | 2005-02-17 | Yee-Chia Yeo | Multiple-gate transistors formed on bulk substrates |
US20050059214A1 (en) * | 2003-09-16 | 2005-03-17 | International Business Machines Corporation | Method and structure of vertical strained silicon devices |
US6867460B1 (en) * | 2003-11-05 | 2005-03-15 | International Business Machines Corporation | FinFET SRAM cell with chevron FinFET logic |
US7183137B2 (en) * | 2003-12-01 | 2007-02-27 | Taiwan Semiconductor Manufacturing Company | Method for dicing semiconductor wafers |
US7018551B2 (en) * | 2003-12-09 | 2006-03-28 | International Business Machines Corporation | Pull-back method of forming fins in FinFets |
US7314787B2 (en) * | 2004-03-10 | 2008-01-01 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device |
US20060014338A1 (en) * | 2004-06-30 | 2006-01-19 | International Business Machines Corporation | Method and structure for strained finfet devices |
US20060040054A1 (en) * | 2004-08-18 | 2006-02-23 | Pearlstein Ronald M | Passivating ALD reactor chamber internal surfaces to prevent residue buildup |
US20060046521A1 (en) * | 2004-09-01 | 2006-03-02 | Vaartstra Brian A | Deposition methods using heteroleptic precursors |
US20060071299A1 (en) * | 2004-09-29 | 2006-04-06 | Doyle Brian S | Independently accessed double-gate and tri-gate transistors in same process flow |
US20060086977A1 (en) * | 2004-10-25 | 2006-04-27 | Uday Shah | Nonplanar device with thinned lower body portion and method of fabrication |
US20070001219A1 (en) * | 2005-06-30 | 2007-01-04 | Marko Radosavljevic | Block contact architectures for nanoscale channel transistors |
US20070045748A1 (en) * | 2005-08-25 | 2007-03-01 | International Business Machines Corporation | Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures |
US20070048930A1 (en) * | 2005-09-01 | 2007-03-01 | Figura Thomas A | Peripheral gate stacks and recessed array gates |
US20070093010A1 (en) * | 2005-10-25 | 2007-04-26 | Leo Mathew | Method of making an inverted-T channel transistor |
Cited By (84)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9806195B2 (en) | 2005-06-15 | 2017-10-31 | Intel Corporation | Method for fabricating transistor with thinned channel |
US10937907B2 (en) | 2005-06-15 | 2021-03-02 | Intel Corporation | Method for fabricating transistor with thinned channel |
US20110062520A1 (en) * | 2005-06-15 | 2011-03-17 | Brask Justin K | Method for fabricating transistor with thinned channel |
US10367093B2 (en) | 2005-06-15 | 2019-07-30 | Intel Corporation | Method for fabricating transistor with thinned channel |
US9337307B2 (en) * | 2005-06-15 | 2016-05-10 | Intel Corporation | Method for fabricating transistor with thinned channel |
US20070161170A1 (en) * | 2005-12-16 | 2007-07-12 | Orlowski Marius K | Transistor with immersed contacts and methods of forming thereof |
US7968394B2 (en) * | 2005-12-16 | 2011-06-28 | Freescale Semiconductor, Inc. | Transistor with immersed contacts and methods of forming thereof |
US8314448B2 (en) * | 2005-12-16 | 2012-11-20 | Freescale Semiconductor, Inc. | Transistors with immersed contacts |
US8633515B2 (en) | 2005-12-16 | 2014-01-21 | Freescale Semiconductor, Inc. | Transistors with immersed contacts |
US20110210395A1 (en) * | 2005-12-16 | 2011-09-01 | Freescale Semiconductor, Inc. | Transistors with immersed contacts |
US7683436B2 (en) * | 2006-04-28 | 2010-03-23 | Kabushiki Kaisha Toshiba | Semiconductor device having a pole-shaped portion and method of fabricating the same |
US20100151645A1 (en) * | 2006-04-28 | 2010-06-17 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
US8062938B2 (en) | 2006-04-28 | 2011-11-22 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
US20070262353A1 (en) * | 2006-04-28 | 2007-11-15 | Nobuyasu Nishiyama | Semiconductor device and method of fabricating the same |
US9640653B2 (en) * | 2006-05-15 | 2017-05-02 | Carnegie Mellon University | Integrated circuit device, system, and method of fabrication |
US20130154010A1 (en) * | 2006-05-15 | 2013-06-20 | Carnegie Mellon University | Integrated Circuit Device, System, and Method of Fabrication |
US20120112325A1 (en) * | 2006-05-15 | 2012-05-10 | Carnegie Mellon University | Integrated Circuit Device, System, and Method of Fabrication |
US9153689B2 (en) * | 2006-05-15 | 2015-10-06 | Carnegie Mellon University | Integrated circuit device, system, and method of fabrication |
US20100163962A1 (en) * | 2006-08-24 | 2010-07-01 | Arvind Kamath | Printed Non-Volatile Memory |
US20080048240A1 (en) * | 2006-08-24 | 2008-02-28 | Arvind Kamath | Printed Non-Volatile Memory |
US8264027B2 (en) | 2006-08-24 | 2012-09-11 | Kovio, Inc. | Printed non-volatile memory |
US7709307B2 (en) * | 2006-08-24 | 2010-05-04 | Kovio, Inc. | Printed non-volatile memory |
US8796774B2 (en) | 2006-08-24 | 2014-08-05 | Thin Film Electronics Asa | Printed non-volatile memory |
CN103606559A (en) * | 2007-10-15 | 2014-02-26 | 台湾积体电路制造股份有限公司 | Method for manufacturing semiconductor device |
US20090166742A1 (en) * | 2007-12-26 | 2009-07-02 | Ravi Pillarisetty | Reducing external resistance of a multi-gate device by incorporation of a partial metallic fin |
US7763943B2 (en) * | 2007-12-26 | 2010-07-27 | Intel Corporation | Reducing external resistance of a multi-gate device by incorporation of a partial metallic fin |
US20100314684A1 (en) * | 2008-02-11 | 2010-12-16 | Nxp B.V. | Finfet with separate gates and method for fabricating a finfet with separate gates |
US8389392B2 (en) | 2008-02-11 | 2013-03-05 | Nxp B.V. | FinFET with separate gates and method for fabricating a finFET with separate gates |
WO2009101564A1 (en) * | 2008-02-11 | 2009-08-20 | Nxp B.V. | Finfet with separate gates and method for fabricating a finfet with separate gates |
KR101528880B1 (en) * | 2008-11-28 | 2015-06-22 | 글로벌파운드리즈 인크. | Multiple gate transistor having homogenously silicided fin end portions |
US8791509B2 (en) * | 2008-11-28 | 2014-07-29 | Globalfoundries Inc. | Multiple gate transistor having homogenously silicided fin end portions |
US20100133614A1 (en) * | 2008-11-28 | 2010-06-03 | Sven Beyer | Multiple gate transistor having homogenously silicided fin end portions |
WO2010062385A1 (en) * | 2008-11-28 | 2010-06-03 | Globalfoundries Inc. | Multiple gate transistor having homogenously silicided fin end portions |
CN102292799A (en) * | 2008-11-28 | 2011-12-21 | 格罗方德半导体公司 | Multiple gate transistor having homogenously silicided fin end portions |
TWI475605B (en) * | 2008-11-28 | 2015-03-01 | Globalfoundries Us Inc | Multiple gate transistor having homogenously silicided fin end portions |
US20100155847A1 (en) * | 2008-12-23 | 2010-06-24 | Electronics And Telecommunications Research Institute | Self aligned field effect transistor structure |
US8324689B2 (en) * | 2008-12-23 | 2012-12-04 | Electronics And Telecommunications Research Institute | Self aligned field effect transistor structure |
US20100255949A1 (en) * | 2009-04-02 | 2010-10-07 | Gm Global Technology Operations, Inc. | Dual clutch transmission |
US8327730B2 (en) * | 2009-04-02 | 2012-12-11 | GM Global Technology Operations LLC | Dual clutch transmission |
US20100327358A1 (en) * | 2009-06-30 | 2010-12-30 | Stephan Kronholz | Semiconductor element formed in a crystalline substrate material and comprising an embedded in situ n-doped semiconductor material |
US20110147798A1 (en) * | 2009-12-23 | 2011-06-23 | Marko Radosavljevic | Conductivity improvements for iii-v semiconductor devices |
US8936976B2 (en) | 2009-12-23 | 2015-01-20 | Intel Corporation | Conductivity improvements for III-V semiconductor devices |
US9899505B2 (en) | 2009-12-23 | 2018-02-20 | Intel Corporation | Conductivity improvements for III-V semiconductor devices |
US20180174909A1 (en) * | 2010-01-08 | 2018-06-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Hybrid integrated semiconductor tri-gate and split dual-gate finfet devices and method for manufacturing |
US10923399B2 (en) * | 2010-01-08 | 2021-02-16 | Semiconductor Manufacturing International (Shanghai) Corporation | Hybrid integrated semiconductor tri-gate and split dual-gate FinFET devices and method for manufacturing |
US9245989B2 (en) * | 2011-12-19 | 2016-01-26 | Intel Corporation | High voltage field effect transistors |
US9685508B2 (en) | 2011-12-19 | 2017-06-20 | Intel Corporation | High voltage field effect transistors |
US20130307513A1 (en) * | 2011-12-19 | 2013-11-21 | Han Wui Then | High voltage field effect transistors |
US10263074B2 (en) | 2011-12-19 | 2019-04-16 | Intel Corporation | High voltage field effect transistors |
US20130161696A1 (en) * | 2011-12-21 | 2013-06-27 | Imec | Tunnel field-effect transistor and methods for manufacturing thereof |
US8872230B2 (en) * | 2011-12-21 | 2014-10-28 | Imec | Tunnel field-effect transistor and methods for manufacturing thereof |
US9263342B2 (en) * | 2012-03-02 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having a strained region |
US20130228862A1 (en) * | 2012-03-02 | 2013-09-05 | Taiwan Semiconductor Manufacturing Company, Ltd., ("Tsmc") | Semiconductor device having a strained region |
US9997616B2 (en) | 2012-03-02 | 2018-06-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having a strained region |
US9373722B2 (en) | 2012-04-19 | 2016-06-21 | Institute of Microelectronics, Chinese Academy of Sciences | Semiconductor structure and method for manufacturing the same |
CN103378129A (en) * | 2012-04-19 | 2013-10-30 | 中国科学院微电子研究所 | Semiconductor structure and manufacturing method thereof |
WO2013155740A1 (en) * | 2012-04-19 | 2013-10-24 | 中国科学院微电子研究所 | Semiconductor structure and manufacturing method therefor |
US9240352B2 (en) * | 2012-10-24 | 2016-01-19 | Globalfoundries Inc. | Bulk finFET well contacts with fin pattern uniformity |
US20140110767A1 (en) * | 2012-10-24 | 2014-04-24 | International Business Machines Corporation | Bulk finfet well contacts with fin pattern uniformity |
US10062770B2 (en) | 2013-01-10 | 2018-08-28 | United Microelectronics Corp. | Complementary metal oxide semiconductor field effect transistor, metal oxide semiconductor field effect transistor and manufacturing method thereof |
US9536792B2 (en) * | 2013-01-10 | 2017-01-03 | United Microelectronics Corp. | Complementary metal oxide semiconductor field effect transistor, metal oxide semiconductor field effect transistor and manufacturing method thereof |
US20140191318A1 (en) * | 2013-01-10 | 2014-07-10 | United Microelectronics Corp. | Complementary metal oxide semiconductor field effect transistor, metal oxide semiconductor field effect transistor and manufacturing method thereof |
DE102014212513A1 (en) | 2013-07-30 | 2015-02-05 | Samsung Electronics Co., Ltd. | FinFet component |
US9685509B2 (en) | 2013-07-30 | 2017-06-20 | Samsung Electronics Co., Ltd. | Finfet devices including high mobility channel materials with materials of graded composition in recessed source/drain regions |
US10147793B2 (en) | 2013-07-30 | 2018-12-04 | Samsung Electronics Co., Ltd. | FinFET devices including recessed source/drain regions having optimized depths |
US20150041858A1 (en) * | 2013-08-08 | 2015-02-12 | International Business Machines Corporation | 3d transistor channel mobility enhancement |
US9275907B2 (en) * | 2013-08-08 | 2016-03-01 | Globalfoundries Inc. | 3D transistor channel mobility enhancement |
US20170229342A1 (en) * | 2013-09-06 | 2017-08-10 | Intel Corporation | Transistor fabrication technique including sacrificial protective layer for source/drain at contact location |
CN104576389A (en) * | 2013-10-14 | 2015-04-29 | 中芯国际集成电路制造(上海)有限公司 | Fin FET (field-effect transistor) and production method thereof |
US9147683B2 (en) * | 2014-02-18 | 2015-09-29 | International Business Machines Corporation | CMOS transistors including gate spacers of the same thickness |
US9793274B2 (en) | 2014-02-18 | 2017-10-17 | International Business Machines Corporation | CMOS transistors including gate spacers of the same thickness |
US9293463B2 (en) | 2014-02-18 | 2016-03-22 | International Business Machines Corporation | CMOS transistors including gate spacers of the same thickness |
US20150236019A1 (en) * | 2014-02-18 | 2015-08-20 | International Business Machines Corporation | Cmos transistors including gate spacers of the same thickness |
US9425105B1 (en) * | 2015-09-15 | 2016-08-23 | International Business Machines Corporation | Semiconductor device including self-aligned gate structure and improved gate spacer topography |
US9548250B1 (en) * | 2015-09-15 | 2017-01-17 | International Business Machines Corporation | Semiconductor device including self-aligned gate structure and improved gate spacer topography |
US9679965B1 (en) | 2015-12-07 | 2017-06-13 | Samsung Electronics Co., Ltd. | Semiconductor device having a gate all around structure and a method for fabricating the same |
US10755937B2 (en) * | 2017-04-07 | 2020-08-25 | Semiconductor Manufacturing International (Shanghai) Corporation | Vertical transistor having a silicided bottom and method for fabricating thereof |
US10971367B2 (en) | 2017-04-07 | 2021-04-06 | Semiconductor Manufacturing International (Shanghai) Corporation | Method for fabricating vertical transistor having a silicided bottom |
TWI646683B (en) * | 2017-04-28 | 2019-01-01 | 台灣積體電路製造股份有限公司 | Semiconductor structure and method of forming same |
US10115825B1 (en) | 2017-04-28 | 2018-10-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and method for FinFET device with asymmetric contact |
US11289541B2 (en) * | 2019-11-14 | 2022-03-29 | Winbond Electronics Corp. | Resistive random access memory devices and methods for forming the same |
US20220165844A1 (en) * | 2020-10-26 | 2022-05-26 | United Microelectronics Corp. | Semiconductor device |
US11764261B2 (en) * | 2020-10-26 | 2023-09-19 | United Microelectronics Corp. | Semiconductor device |
WO2022227343A1 (en) * | 2021-04-30 | 2022-11-03 | 长鑫存储技术有限公司 | Transistor structure and preparation method therefor, and semiconductor structure and preparation method therefor |
Also Published As
Publication number | Publication date |
---|---|
US7879675B2 (en) | 2011-02-01 |
US20090325350A1 (en) | 2009-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7879675B2 (en) | Field effect transistor with metal source/drain regions | |
JP6211673B2 (en) | Trigate device and manufacturing method | |
US8273626B2 (en) | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication | |
US7241653B2 (en) | Nonplanar device with stress incorporation layer and method of fabrication | |
US7422950B2 (en) | Strained silicon MOS device with box layer between the source and drain regions | |
US7141476B2 (en) | Method of forming a transistor with a bottom gate | |
US10446435B2 (en) | Local trap-rich isolation | |
WO2013089853A1 (en) | Method and structure for forming on-chip quality capacitors with etsoi transistors | |
KR20020037297A (en) | Double gate trench transistor | |
KR20060107677A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RADOSAVLJEVIC, MARKO;DATTA, SUMAN;DOYLE, BRIAN;AND OTHERS;REEL/FRAME:016398/0815;SIGNING DATES FROM 20050218 TO 20050307 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |