US20060237749A1 - Nanoscopic wire-based devices and arrays - Google Patents

Nanoscopic wire-based devices and arrays Download PDF

Info

Publication number
US20060237749A1
US20060237749A1 US11/284,350 US28435005A US2006237749A1 US 20060237749 A1 US20060237749 A1 US 20060237749A1 US 28435005 A US28435005 A US 28435005A US 2006237749 A1 US2006237749 A1 US 2006237749A1
Authority
US
United States
Prior art keywords
wires
nanotubes
nanoscopic
wire
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/284,350
Inventor
Charles Lieber
Thomas Rueckes
Ernesto Joselevich
Kevin Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harvard College
Original Assignee
Harvard College
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harvard College filed Critical Harvard College
Priority to US11/284,350 priority Critical patent/US20060237749A1/en
Publication of US20060237749A1 publication Critical patent/US20060237749A1/en
Assigned to PRESIDENT AND FELLOWS OF HARVARD COLLEGE reassignment PRESIDENT AND FELLOWS OF HARVARD COLLEGE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, KEVIN, JOSELEVICH, ERNESTO, RUECKES, THOMAS, LIEBER, CHARLES M.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C23/00Digital stores characterised by movement of mechanical parts to effect storage, e.g. using balls; Storage elements therefor
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/02Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change
    • G11C13/025Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change using fullerenes, e.g. C60, or nanotubes, e.g. carbon or silicon nanotubes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K19/00Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
    • H10K19/202Integrated devices comprising a common active layer
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y15/00Nanotechnology for interacting, sensing or actuating, e.g. quantum dots as markers in protein assays or molecular motors
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00Nanotechnology for materials or surface science, e.g. nanocomposites
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/10Resistive cells; Technology aspects
    • G11C2213/16Memory cell being a nanotube, e.g. suspended nanotube
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/72Array wherein the access device being a diode
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/77Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/81Array wherein the array conductors, e.g. word lines, bit lines, are made of nanowires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01HELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H1/00Contacts
    • H01H1/0094Switches making use of nanoelectromechanical systems [NEMS]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
    • H10K10/701Organic molecular electronic devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/20Carbon compounds, e.g. carbon nanotubes or fullerenes
    • H10K85/221Carbon nanotubes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/60Organic compounds having low molecular weight
    • H10K85/615Polycyclic condensed aromatic hydrocarbons, e.g. anthracene
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/70Nanostructure
    • Y10S977/734Fullerenes, i.e. graphene-based structures, such as nanohorns, nanococoons, nanoscrolls or fullerene-like structures, e.g. WS2 or MoS2 chalcogenide nanotubes, planar C3N4, etc.
    • Y10S977/742Carbon nanotubes, CNTs
    • Y10S977/75Single-walled
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/70Nanostructure
    • Y10S977/762Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/84Manufacture, treatment, or detection of nanostructure
    • Y10S977/842Manufacture, treatment, or detection of nanostructure for carbon nanotubes or fullerenes
    • Y10S977/843Gas phase catalytic growth, i.e. chemical vapor deposition
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/902Specified use of nanostructure
    • Y10S977/932Specified use of nanostructure for electronic or optoelectronic application
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/902Specified use of nanostructure
    • Y10S977/932Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/936Specified use of nanostructure for electronic or optoelectronic application in a transistor or 3-terminal device
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/902Specified use of nanostructure
    • Y10S977/932Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/943Information storage or retrieval using nanostructure

Definitions

  • the present invention relates generally to the controlled formation and/or orientation of large molecules, such as nanotubes, on surfaces, and more particularly to formation of carbon nanotubes on surfaces for making nanoscopic-scale electronic devices such as memory arrays, configurable logic and other computer elements.
  • the present invention provides a series of nanoscopic-scale electronic elements, methods of making nanoscopic-scale electronic elements, and methods of use of nanoscopic-scale electronic elements.
  • the invention provides a nanoscopic-scale electronic device.
  • the device is defined by an electrical crossbar array that includes at least one nanoscopic wire.
  • the crossbar array can be of a variety of configurations such as a 1 ⁇ 8 array, 8 ⁇ 8 array, etc.
  • the array can include contact electrodes in electrical contact with various wires, for example, by covalent attachment.
  • Crossbar arrays provided according to the invention have densities up to about 10 12 /cm 2 .
  • the invention provides techniques for making nanoscopic-scale electronic devices.
  • the invention involves forming a nanoscopic wire on a surface in a pattern dictated by a chemically patterned surface.
  • the nanoscopic wire can be a pre-formed wire, in which case the method involves applying the pre-formed wire to the surface in the pattern.
  • the nanoscopic wire can be grown on the surface in the pattern.
  • the chemically patterned surface can be patterned to direct assembly or growth of the nanoscopic wire in a predetermined orientation useful for a particular electronic device.
  • the invention provides a method involving growing a nanoscopic wire in the presence of an electric field.
  • the field is of intensity sufficient to orient the growth of the wire.
  • This method can, optionally, be used in combination with a method involving growing a nanoscopic wire on a self-assembled monolayer.
  • nanoscopic wire growth can be carried out via chemical vapor deposition (CVD).
  • the invention provides a method involving forming a nanoscopic wire on a surface in a pattern dictated by a mechanically patterned surface or by gas flow.
  • a method of the invention involves providing a crossbar array comprising at least two wires in crossbar array orientation, where the wires are free of contact with each other, and bringing the wires into contact with each other.
  • the wires are contacted at a crossbar array junction at which they are alternately brought into contact with each other and released from contact with each other.
  • the wires are nanoscopic wires.
  • Another aspect of the present invention provides an article comprising a self-assembled monolayer defining a delineated pattern. At least two crossed wires are associated with the self-assembled monolayer in which at least one of the wires is a nanoscopic wire.
  • the invention provides an article comprising an electric crossbar array comprising at least two crossed wires defining a memory element able to be switched between at least two readable states. The device is free of auxiliary circuitry other than the at least two crossed wires defining the memory element.
  • the present invention provides a method comprising switching a memory element of a crossbar array between “on” and “off” states by alternatively biasing, at similar and opposite polarity, wires that cross the array to define the element.
  • the present invention provides an article comprising an electric crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched reversibly between at least two readable states.
  • the present invention provides an article comprising an electrical crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched between at least two readable states.
  • the memory element is non-volatile.
  • the present invention provides an article comprising an electrical crossbar array comprising at least two crossed wires defining a diode.
  • the device is free of auxiliary circuitry other than the at least two crossed wires defining the diode.
  • the present invention provides a method comprising providing a mixture of metallic nanotubes in semiconducting nanotubes. The method also involves separating the metallic nanotubes from the semiconducting nanotubes.
  • preferred nanoscopic wires are nanotubes.
  • FIG. 1 illustrates, schematically, techniques for preparing a patterned self-assembled monolayer on a surface, and use of the patterned monolayer for growth of a nanoscopic wire;
  • FIG. 2 illustrates, schematically, use of patterned self-assembled monolayers for formation of overlapping (intersecting) nanoscopic wires
  • FIGS. 3A and 3B illustrate, schematically, catalytic growth of a two-dimensional nanoscopic wire array
  • FIG. 4 illustrates, schematically and graphically, a bistable nanoscopic wire junction (memory element) and switching mechanism in terms of energy
  • FIG. 5 illustrates, schematically and graphically, a bistable/nanoscopic wire junction (memory element) and switching mechanism in terms of energy
  • FIGS. 6A, 6B , and 6 C illustrate, schematically, bistable nanoscopic wire crossbar memory elements (crossbar junctions) in “on” and “off” states including three arrangements for provision of separate oppositely charged molecules;
  • FIG. 7 is a cut away schematic illustration of a crossbar array of the invention.
  • FIG. 8 shows a schematic of a device of the invention featuring a crossbar array
  • FIG. 9A shows a top view of a crossbar array, illustrating cross talk
  • FIG. 9B shows a top view of a crossbar array having diode junctions featuring intrinsic rectifying behavior
  • FIG. 10A shows a schematic of an article having parallel trenches and catalyst nanoparticles for the production of crossed wires
  • FIG. 10B shows a device having a crossbar array of nanowires in parallel trenches crossed by nanowires positioned over the trenches;
  • FIG. 11 shows plots of energy, ET for a single 20 nm device as a function of separation at a junction
  • FIG. 12 shows calculated structures of single wall nanotubes (SWNTs) in the off and on states for an initial separation of 2 nm;
  • FIG. 13 shows a plot of a calculated range of initial separations for a range of device sizes which yield bistable devices for a hard material such as silicon;
  • FIG. 14 shows a plot of a calculated range of initial separations for a range of device sizes which yield bistable devices for soft organic materials
  • FIG. 15 shows calculations of ET for switching a 20 nm device on ( FIG. 15A ) and off ( FIG. 15B );
  • FIG. 16A shows current-voltage (I-V) measurements made on lower (bound) and upper (supported) nanotubes of a typical device showing ohmic behavior with resistances of 11 and 58 k ⁇ ;
  • FIG. 16B shows current-voltage (I-V) measurements made on lower (bound) and upper (supported) nanotubes of a typical device showing ohmic behavior with resistance of 112 k ⁇ ;
  • FIG. 17 shows a plot of device state (on) and (off) vs. resistance.
  • Nano-scale wires also referred to herein as “nanoscopic wires”.
  • Nanotubes are used as one example of small wires for use in the invention and, in preferred embodiments, devices of the invention include wires of scale commensurate with nanotubes.
  • a “wire” refers to any material having a conductivity of any semiconductor or any metal.
  • crossbar junctions the intersections of crossed wires
  • These crossbar junctions themselves can serve as both diode or memory elements of the device and as elements for switching between different states (“on” and “off” states). That is, a crossbar array device is provided in which one or more, preferably all, elements are free of auxiliary circuitry defining the elements.
  • Current silicon based devices require a transistor and capacitor to store a bit in dynamic RAM, or four to six transistors are required to store a bit in static RAM.
  • the present device is free of auxiliary circuitry, such as transistors and capacitors, addressing the elements to switch them between states. This is described more fully below.
  • “free of auxiliary circuitry defining the elements” does not encompass electrodes and power sources or other macroscopic elements required to operate the device which are outside the nanoscopic memory element array.
  • circuitry including at least one nanoscopic-scale wire is described.
  • Nanotubes, in particular carbon nanotubes are primarily described and shown as examples of nanoscopic-scale wires. While nanotubes, and in particular carbon nanotubes, are preferred for use in the invention, any nanoscopic-scale wires can be used, including nanoscopic wires such as nanorods, nanowires, organic and inorganic conductive and semiconducting polymers, and the like.
  • Other conductive or semiconducting elements that may not be molecular wires, but are of various small nanoscopic-scale dimension, also can be used in some instances (described more fully below), e.g.
  • inorganic structures such as main group and metal atom-based wire-like silicon, transition metal-containing wires, gallium arsenide, germanium, cadmium selenide structures, thin metal wires formed by lithographic techniques, and the like.
  • a wide variety of these and other nanoscopic-scale wires can be grown on and/or applied to surfaces in patterns useful for electronic devices in a manner similar to techniques described herein involving nanotubes, without undue experimentation.
  • the criteria for selection of nanoscopic-wires and other conductors or semiconductors for use in the invention are based, in some instances, mainly upon dimension to achieve high-density memory devices, and in other instances based on dimension and robustness.
  • the wires should be able to be formed of at least one micron, preferably at least three microns, more preferably at least five microns, and more preferably still at least ten or twenty microns in length, and preferably are less than 100 nanometers, more preferably less than 75 nanometers, and more preferably less than about 50 nanometers, and more preferably still less than about 25 nanometers in thickness (height and width).
  • the wires should have an aspect ratio (length to thickness) of at least about 10:1, preferably greater than about 1000:1. Selection of suitable conductors or semiconductors, including nanoscopic wires, will be apparent and readily reproducible by those of ordinary skill in the art with the benefit of the present disclosure.
  • a preferred nanoscopic-scale wire (i.e. nanoscopic wire) for use in devices of the invention can be either a nanotube or a nanowire.
  • Nanotubes e.g. carbon nanotubes
  • Nanowires e.g. silicon nanowires
  • nanotubes or nanowires or other nanoscopic scale wires are selected, it is preferred that they be selected among those that are robust.
  • SWNTs Single wall nanotubes
  • SWNTs are particularly preferred as they exhibit unique structural, electronic, and chemical properties that are particularly suitable for molecular electronics.
  • SWNTs are formed of a single graphene sheet rolled into a seamless tube with a diameter on the order of 0.5-5 nm and a length that can exceed 10 microns.
  • SWNTs can behave as one-dimensional metals or semiconductor and are currently available as a mixture of metallic and semiconducting nanotubes.
  • Nanotubes including SWNTs, and characterization are known.
  • Methods of selective functionalization on the ends and/or sides of nanotubes also are known, and the present invention makes use of these capabilities for molecular electronics.
  • the basic structural/electronic properties of nanotubes can be used to create connections or input/output signals, and nanotubes have a size consistent with molecular scale architecture.
  • Structural and/or chemical changes associated with preferred nanoscopic-scale wires used in the invention can modulate the properties of the wires and create electronic devices of a variety of types.
  • covalent and noncovalent chemistry can be used to direct, with molecular precision, the assembly of these wires into structures on a massively parallel scale.
  • Preferred nanoscopic wires of the present invention also are individual nanotubes, preferably individual SWNTs.
  • individual nanotube means a nanotube free of contact with another nanotube (but not excluding contact of the type desired between individual nanotubes in a crossbar array or other electronic device, as described herein).
  • Typical individual nanotubes can have a thickness as small as 0.5 nm.
  • nanotubes produced primarily by laser vaporization techniques that produce high-quality materials, but materials formed as ropes having diameters of 2-50 nanometers or more and containing many individual nanotubes (see, for example, Thess, et al., “Crystalline Ropes of Metallic Carbon Nanotubes” Science 273, 483-486 (1996), incorporated herein by reference). While nanotube ropes can be used in the invention, individual nanotubes are preferred.
  • the invention preferably utilizes metal-catalyzed CVD to synthesize high quality individual nanoscopic-scale wires such as nanotubes for molecular electronics.
  • CVD synthetic procedures needed to prepare individual wires directly on surfaces and in bulk form are known, and can readily be carried out by those of ordinary skill in the art. See, for example, Kong, et al., “Synthesis of Individual Single-Walled Carbon Nanotubes on Patterned Silicon Wafers”, Nature 395, 878-881 (1998); Kong, et al., “Chemical Vapor Deposition of Methane for Single-Walled Carbon Nanotubes” Chem. Phys. Lett. 292, 567-574 (1998), both incorporated herein by reference.
  • One aspect of the present invention provides an article comprising an electrical crossbar array comprising at least two crossed wires.
  • the array can comprise an n ⁇ m array in which n and m can be the same or different and each is an integer greater than 0.
  • at least two crossed wires can comprise a 1 ⁇ 1 array or a much larger array.
  • At least one of the crossed wires is a nanoscopic wire.
  • For ultra-dense arrays it is preferred that all of the wires in the array are nanoscopic wires to provide small device sizes. Other devices, however, may not require such ultradense arrays and to reduce costs, non-nanoscopic wires can be used in conjunction with nanoscopic wires.
  • nanoropes can be used exclusively or in conjunction with nanotubes.
  • FIG. 8 shows an example of a crossbar array of the present invention.
  • crossbar array 200 comprises wires 201 - 204 supported, by various means, on a substrate comprising a thin dielectric layer 214 (e.g., SiO 2 ) which terminates conducting layer 215 (e.g., highly doped silicon).
  • Wire 203 is parallel to wire 204 and these are crossed with parallel wires 201 and 202 .
  • FIG. 8 shows wires 201 and 202 perpendicular to wires 203 and 204 , and typically this arrangement provides high symmetry, allowing facile integration with other systems.
  • wires do not have to be crossed at 90° angles and can be crossed at any angle as desired.
  • At least two crossed wires can define a junction, e.g., wire 201 is disposed adjacent wire 203 at junction 206 .
  • “Disposed adjacent” does not require that wires 201 and 203 be in contact with each other, but rather that wires 201 and 203 are positioned relative to each other such that they are capable of contacting each other.
  • the wires can be free of contact with no other material intermediate the wires, or spacing between the wires can be provided with the aid of intermediary material (for example, see FIGS. 5 and 6 and accompanying discussion).
  • the ability of the crossed wires to contact and release from each other reversibly at cross point junctions provides the basis for addressable elements, such as switches, memory elements and diode junctions.
  • wires 203 and 201 are disposed adjacent each other by positioning wire 203 directly on substrate 214 .
  • Wire 203 (and 204 ) is referred herein as an example of a “bound” wire.
  • Wire 203 is intermediate substrate 214 and wire 201 .
  • Wire 201 is supported above wire 203 , relative to substrate 214 , by supports 210 .
  • Wire 201 (and 202 ) is referred herein as an example of a “supported” wire.
  • Supports 210 can be spaced periodically on either side of each bound wire (e.g., wires 203 and 204 ). This arrangement of supports 210 allows each junction (e.g., junctions 206 and 207 ) to be addressed independently of each other.
  • wires 201 and 203 can be disposed adjacent each other by positioning wire 203 in a trench.
  • device 230 features parallel trenches 232 .
  • Bound wires are nested in each of trenches 232 which are of sufficient depth to prevent the bound wires from projecting above substrate surface 235 .
  • a parallel array of crossed wires 233 can be positioned across trenches 232 . Again, bound and support wires should have sufficient spacing from each other to allow contact with each other and release from each other at junctions.
  • each of wires 201 - 204 is in electrical contact with one of contact electrodes 212 . That is, in one embodiment, at least one wire is attached to the contact electrode. The attachment can be provided by covalently attaching at least one wire to the contact electrode.
  • the electrode can comprise any material capable of electrical conduction, as is known in the art.
  • FIG. 8 shows wires 201 and 203 not in contact, i.e., free of contact, with each other. “Free of contact” refers to a sufficient gap between crossed wires such that there is no conduction pathway between wires 201 and 203 .
  • Supported wires such as wire 201 preferably are selected to possess a stiffness to allow periodic support above, yet free of contact with, wire 203 .
  • wires 201 and 204 are in contact with each other at junction 207 .
  • Contact can refer to electrical contact, in which there is a conduction pathway between wires 201 and 204 , or in van der Waals contact with each other. Often, for conducting wires, van der Waals contact provides electrical contact.
  • wire 201 is capable of deformation localized at a region around junction 207 .
  • the wire of the present invention should have a sufficient Young's modulus such that the wire is capable of deformable van der Waals contact with the crossed wire at junction 207 .
  • this deformation occurs without affecting neighboring junctions, i.e., wires at neighboring junctions can independently undergo deformation or remain free of contact with a crossed wire.
  • the stimulus is an electrical stimulus as provided through the at least one electrode 212 .
  • a stimulus can comprise biasing the two crossed wires with opposite polarities such that electrical attraction causes wire 201 to deform towards wire 207 .
  • wires 201 and 204 preferably are selected to have sufficient adhesion energy to maintain deformable van der Waals contact upon removal of the stimulus. Thus, no applied energy is required in preferred embodiments to maintain wires 201 and 204 in contact with each other. The benefits of this capability are discussed below with respect to the potential for the crossbar array of the present invention to provide bistable (i.e. non-volatile) elements.
  • bound wires 203 and 204 do not require deformation of any type.
  • Supported wires 201 and 202 should have sufficient stiffness to remain supported above bound wires, yet have sufficient flexibility to enable deformation to contact the bound wires without breaking and have sufficient adhesion energy to maintain van der Waals contact.
  • supported wires 201 and 202 should be of sufficient robustness to withstand the strain of several deformation processes.
  • Carbon nanotubes possess all these properties and are a preferred material for supported wires of the crossbar array. Of course, carbon nanotubes can be used as the bound wires.
  • the supported wires should have enough friction to prevent slippage on supports, particularly during deformation processes. The interaction with the support could be further enhanced through chemical modification, if required, although this is not always necessary.
  • bistable device elements provided by the invention at junctions of crossbar arrays will now be described.
  • Bistable elements of the invention include those in which each of the two states is stable or metastable. These bistable elements have, as a common feature, nanoscopic scale electromechanical switching between “on” and “off” states where the “on” state involves nanoscopic-scale wires in electrical contact at the crossbar junction and in the “off” state the nanoscopic-scale wires are free of electrical contact (separated).
  • Reading the “on” or “off” state of any cross junction is easily accomplished by measuring the resistance/conductance of the junction.
  • the two states in this device architecture can be easily distinguished independent of fluctuations in the “on” state resistance.
  • the “off” state conductance is lower than a conductance of the “on” state to an extent limited only by detection sensitivity, for typical bistable structure parameters. For example, for carbon nanotubes calculations suggest a change in “on” to “off” state resistance by a factor of 10 3 to 10 6 for typical device parameters (i.e. for typical nanotube separations in the “off” state).
  • the device architecture and function is thus highly robust.
  • FIG. 2 shows arrangement 26 and 28 , each including a crossbar array junction 32 .
  • the “off” state is at mechanical equilibrium, i.e. when the crossed nanotubes are separated as illustrated.
  • wire 30 is deflected towards wire 18 and contacts wire 18 , defining the “on” state, corresponding to van der Waals contact.
  • the conduction between the crossing nanoscopic wires is either high or low in the “on” and “off” states, respectively. In the “on” state, the conduction is defined by the approximate constant wire/wire contact at the cross.
  • the bistable device includes stable minima at both the “off” and “on” states by virtue of mechanical equilibrium and van der Waals contact, respectively, and can be switched “on” by biasing the nanotubes with opposite polarity.
  • the electrostatic term lowers the potential minimum at contact and ultimately eliminates the barrier between “off” and “on” states to enable switching. Removal of the potential leaves the system in a stable “on” state.
  • the device can be switched to the “off” state in a similar manner by applying the same potential to both tubes. Switching between the “on” and “off” states at reasonable (approximately 4-5 Volts) potentials is facilitated.
  • a second general class of electromechanical switches (e.g. arrangement 26 of FIG. 2 ) are based on crossbar SWNT arrays that are initially in a contact “on” state at rest, but when electrostatically separated enter a second potential “off” minimum.
  • Nanoscopic-scale devices of the invention can exhibit switching times on the order of 6-30 picoseconds, thus they can operate at a frequency of as high as about 200 GHz.
  • the invention encompasses low frequency devices also.
  • the energy to switch an individual device is extremely small. Much lower power is required than for silicon DRAMs at similar frequencies.
  • nanotubes have extremely good thermal conductivity along their tube axes and thus are an ideal structure for removing heat from a highly integrated device.
  • the nanoscopic-scale device of the present invention displays stability at a wide range of temperatures, limited only by the stability of the metal contacts.
  • memory elements provided from carbon nanotubes exhibit an intrinsic thermal stability up to or higher than 1000° C.
  • the memory elements also exhibit radiation stability and non-volatility of the stored information.
  • FIG. 4 illustrates, schematically, energy curves associated with “on” and “off” states of a memory element 32 of a device according to one embodiment of the invention in which a first electronic conductor is suspended above and free of contact with a second electrical conductor in its lowest energy configuration (e.g. arrangement 28 of FIG. 2 ).
  • Curve 51 represents the energy states in the various conformations.
  • the lowest energy configuration at mechanical equilibrium is the “off” state where the crossed conductors are separated.
  • the “on” state corresponds to a Van der Waals contact. Conduction between the crossed wires is high in the “on” state and low in the “off” state. Switching is carried out as follows.
  • Switching from the “off” state to the “on” state is carried out by biasing the wires 18 and 30 with opposite polarity so that they are attracted toward each other until reaching a stable Van der Waals contact distance (Z vdw ).
  • Switching “off”, following the energy plot of curve 54 is accomplished by biasing wires 18 and 30 with the same polarity so that they repel each other, moving toward their mechanical equilibrium distance (Z 0 ).
  • the device of the invention is highly efficient in that switching between “off” and “on” states can be carried out at approximately 4-5 volts, and no external power is required to maintain the wires in either the “on” or “off” states (i.e. bistable, non-volatile).
  • the “off” and “on” states can be read easily by measuring a resistance of the junctions.
  • a difference between the resistance between two crossed wires must be sufficient to differentiate between the “on” and “off” position.
  • One aspect of the invention involves the spatially-controlled formation of nanoscopic-scale wires into well-defined crossbar arrays.
  • Two general techniques for spatially-controlled formation are described herein, one involving directed assembly of pre-formed nanoscopic-scale wires onto a surface in a desired pattern, and the second involving growth of nanoscopic-scale wires on a surface in a desired pattern directed, for example, by electric fields, highly-directional precursor flow rates (“precursor wind”), template-directed growth (growth within host channels; mechanically-directed growth), growth and assembly within host materials such as self-assembled block copolymers, inorganic host structures, and the like.
  • precursor wind highly-directional precursor flow rates
  • template-directed growth growth within host channels; mechanically-directed growth
  • growth and assembly within host materials such as self-assembled block copolymers, inorganic host structures, and the like.
  • Relatively simple (1 ⁇ 1) crossbar arrays are provided in addition to more highly integrated arrays, for example, 1 ⁇ 8, 8 ⁇ 8, 16 ⁇ 16 arrays, etc.
  • the arrays can serve as memory devices, where junctions of the arrays can function as memory elements.
  • the junctions can serve as diodes, for overcoming problems such as cross-talk, as described below.
  • FIG. 1 a technique for directed assembly of a pre-formed nanoscopic wire onto a chemically patterned surface is illustrated schematically.
  • a silicon/silicon dioxide substrate 10 is provided and coated with a self-assembled monolayer (SAM) 12 of alkylsilane, uniformly.
  • SAM self-assembled monolayer
  • AFM atomic force microscopy
  • the pattern can be for example linear, or a crossed array of lines linear in embodiments for making nanoscopic crossed arrays.
  • the pattern is linear and results in a linear patterned SAM 14 on substrate 10 defining lines of alkylsilane separated by a linear region free of SAM.
  • microcontact printing can be used to apply patterned SAM 14 to substrate 10 . Microcontact printing is described below.
  • a patterned SAM on substrate 10 , including linear SAM portions 14 of methyl terminated material (methyl groups exposed at the surface) separated by a line 16 of amino-terminated SAM material.
  • any desired pattern can be formed where regions of the amino-terminated SAM material corresponds to regions at which wire deposition is desired.
  • the patterned surface then is dipped into a suspension of wires, e.g. nanotubes, and rinsed to create an array in which wires 18 are located at regions 16 of the SAM.
  • an organic solvent such as dimethyl formamide can be used to create the suspension of nanotubes. Suspension and deposition of other nanoscopic-scale wires is achievable with easily selected solvents.
  • any of a variety of substrates and SAM-forming material can be used along with microcontact printing techniques, such as those described in international patent publication WO 96/29629 of Whitesides, et al., published Jun. 26, 1996 and incorporated herein by reference.
  • Patterned SAM surfaces can be used to direct a variety of nanoscopic wires or nanoscopic-scale electronic elements.
  • SAM-forming material can be selected, with suitable exposed chemical functionality, to direct assembly of a variety of electronic elements.
  • Electronic elements, including nanotubes can be chemically tailored to be attracted specifically to specific, predetermined areas of a patterned SAM surface. Nanotubes are particularly suitable for chemical functionalization on their exterior surfaces, as is well known.
  • Chemically patterned surfaces other than SAM-derivatized surfaces can be used, and many techniques for chemically patterning surfaces are known. Suitable exemplary chemistries and techniques for chemically patterning surfaces are described in, among other places, international patent publication serial no. WO 97/34025 of Hidber, et al, entitled, “Microcontact Printing of Catalytic Colloids”, and U.S. Pat. Nos. 3,873,359; 3,873,360; and 3,900,614, each by Lando, all of these documents incorporated herein by reference.
  • Another example of a chemically patterned surface is a micro-phase separated block copolymer structure. These structures provide a stack of dense lamellar phases. A cut through these phases reveals a series of “lanes” wherein each lane represents a single layer.
  • the block copolymer is typically an alternating block and can provide varying domains by which to dictate growth and assembly of a nanoscopic wire.
  • FIG. 1 illustrates, schematically, assembly of a nanoscopic wire on a SAM in a pattern dictated by the SAM, and a SAM defining a delineated pattern with a nanoscopic wire associated with the self-assembled monolayer
  • FIG. 2 illustrates, schematically, creation of a crossed microscopic wire array using self-assembled monolayer pattern direction.
  • a substrate 10 including a SAM pattern having portions 14 and 16 , as described with reference to FIG. 1 and a microscopic wire 18 formed on portion 16 of the SAM is illustrated.
  • AFM or another technique can be used to write a linear pattern orthogonal to the original wire orientation in regions 20 of sections 14 of the SAM.
  • the open areas in the patterned surface are filled with amino-terminated SAM of the same length (amino-terminated SAM sections 22 ) or greater length (SAM sections 24 ) compared to the original SAM pattern.
  • amino-terminated SAM sections 22 amino-terminated SAM sections 22
  • SAM sections 24 greater length
  • a wire 30 is arranged in crossbar array formation across original wire 18 at junction 32 , in contact with wire 18 .
  • Arrangement 28 defines an electrical crossbar array comprising at least two nanoscopic wires in crossbar array orientation, where the crossbar array is made up of wires that are not in contact with each other at the junction.
  • FIGS. 3A and 3B illustrate, schematically, one such technique involving formation of crossbar arrays via CVD in the presence of electric fields.
  • an array of catalytic sites 34 are arranged opposite each other and define desired end points of parallel nanoscopic wires of a crossbar array (although pairs of catalytic sites are illustrated, as described below only one catalytic site per wire is needed).
  • Clusters 34 are used to direct the growth of bridging nanoscopic-scale wires in a direction in the presence of an electric field.
  • An electric field is oriented in a direction parallel to (in the direction of) the desired direction of wire growth using electrodes 36 and 38 , connected by an electrical circuit 40 , oriented behind each array of the diametrically opposed catalytic sites.
  • the underlying basis for the technique is that the energy of a polarizable, anisotropic structure such as a nanoscopic-scale wire formed in accordance with the invention is lower when its long axis is aligned with the field.
  • an anisotropic structure is misaligned, there is a force exerted on the structure to bring it into alignment.
  • any slight misalignment with the field during nanotube growth is corrected as the force acting to re-orient it with the field becomes increasingly large as the nanotube grows.
  • An alternative mechanism, for aligning nanotubes growing from an electrode is the accumulation of a net charge on a nanotube and electrostatic attraction to an oppositely biased electrode. According to the technique, the array of diametrically opposed catalytic sites 34 , in the presence of an electric field produced by circuit 40 and electrodes 36 and 38 , is exposed to conditions of chemical vapor deposition allowing growth of a nanotubes 42 between the catalytic sites.
  • Catalyst sites for growing nanoscopic wires can be patterned by lithographic techniques, self-assembly with or without host phases, or patterning via proximal probes (e.g. dip pen lithography).
  • one catalyst site per wire is required.
  • one set of catalytic sites 34 can be provided and, in the presence of an electric field and exposure to conditions of CVD nanotubes can be grown from each catalytic site extending away from each site in the same direction to form an array of nanotubes 42 as illustrated.
  • only one set of catalytic sites 44 is required.
  • other techniques for directing growth of nanoscopic-scale wires can be used such as highly-directional precursor flow rates, template-directed growth, growth within host materials, etc.
  • wires 18 can be formed by any technique, including conventional lithographic techniques. Then, directed growth of nanoscopic-scale elements can take place across SAM sections 22 or 24 resulting in arrangements 26 and 28 , respectively.
  • Nanoscopic wires can also be formed on a surface in a pattern dictated by a mechanically patterned surface.
  • Mechanically patterned surfaces can be provided by walls, channels, trenches, capillaries or the like.
  • article 220 features a plurality of parallel trenches 222 which can be provided in a substrate surface by a variety of means, including lithographic techniques, microcontact printing, nano-imprinting, nano-machining, etching, whether by chemical etching, laser etching, or by a focused ion beam (FIB) machine, and related techniques.
  • some substrates, such as vicinal surfaces or lattice mismatched hetero-epitaxial structures inherently exhibit such trenches, and thus can also be used as article 220 .
  • Article 220 features trenches 222 milled by an FIB.
  • the trenches can serve as a mechanical guide for the growth of nanowires, such as by CVD growth techniques.
  • Crossed wires 233 ( FIG. 10B ) can be grown by providing a plurality of catalyst nanoparticles 224 (i.e., catalytic sites, FIG. 10A ) linearly disposed parallel to trenches 222 and along an edge of article 220 .
  • FIG. 10B shows how growth of nanowires 233 can be directed from sites 234 over trenches 232 by techniques such as CVD.
  • the growth can be directed under a local electric field parallel to the surface.
  • the origin of growth is defined by the patterning the catalyst nanoparticles.
  • Another example of wire growth along a substrate involves an article having a plurality of indentations and protrusions. By positioning protrusions on the substrate surfaces, cavities are formed and defined by the substrate surface and the plurality of indentations. These indentations can have the shape of capillaries.
  • the capillary walls can be used to mechanically direct growth originating from a catalytic site or can be used to chemically pattern a surface which in turn directs growth of the nanowire.
  • Nanoscopic wires can also be formed on a surface in a pattern dictated by gas flow. For example, disposing a series of catalyst nanoparticles (i.e., catalyst sites) and subjecting these nanoparticles to a gas flow of high pressure can direct growth of a nanowire in the direction of gas flow. Particularly, this method provides a novel growth technique where the gas comprises a reactant for the nanowire.
  • the gas comprises a reactant for the nanowire.
  • carbon precursor gases such as ethylene, acetylene, methane or carbon monoxide can be used to grow carbon nanotubes whereas silane can be used to grow silicon nanowires.
  • Other precursors are also well known in the art.
  • each of the nanotubes can be provided in electrical contact with a different contact electrode.
  • Covalent attachment between nanotubes and contact electrodes is preferred, and is easily facilitated by functionalizing the nanotubes, at their ends, with a molecule that can attach, preferably covalently, to a contact electrode.
  • Functionalization of nanotubes is known, and functional groups that attach to materials that can serve as contact electrodes are known, thus the technique of the invention is readily facilitated based on the instant disclosure.
  • the ends of the nanotubes are functionalized with conjugated thiols, and the contact electrodes are gold.
  • the contact electrodes are gold. See, for example, Wong, et al., “Covalently Functionalized Nanotubes as Nanometer Probes for Chemistry and Biology” Nature 394, 52-55 (1998); Wong, et al., “Covalently-Functionalized Single-Walled Carbon Nanotube Probe Tips for Chemical Force Microscopy” J. Am. Chem. Soc. 120, 8557-8558 (1998), both incorporated herein by reference.
  • the end states of the nanotube can effectively couple to bulk conduction channels in the nanotubes as described by Kim, et al., “Electronic Density of States of Atomically-Resolved Single-Walled Carbon Nanotubes: Van Hove Singularities and End States” Phys. Rev. Lett. 82, 1225-1228 (1999), incorporated herein by reference.
  • an active element two-dimensional density of as high as about 10 12 memory elements/cm 2 .
  • low or high density arrays are envisioned.
  • These element can be used to construct non-volatile random access memory (RAM), read-only memory bits and configurable logic, among other applications. This is facilitated where an array of nanoscopic wires 42 ( FIG. 3B ) are positioned at 20-nanometer intervals. Where wires 46 are similarly arranged, this density is achieved.
  • an array By using nanoscopic wires such as nanotubes of 10 micron length, with a memory element every 20 nanometers along each nanotube, an array can be formed with at least 500 parallel wires in each direction, each wire containing at least 500 crossbar array junctions (memory elements). At least 250,000 memory elements can be formed in such an array.
  • Three-dimensional arrays can be created as well, and can have higher integration densities than two-dimensional arrays. Three-dimensional arrays are produced using multi layer architecture extended from that described above with reference to FIG. 2 or from assembly using block polymers as directing agents.
  • the invention provides a series of memory elements in a crossbar array that can be written and read (switched between “on” and “off” settings) without auxiliary circuitry addressing each element.
  • FIG. 5 shows element 32 is a bistable element in that it is stable in both the “on” and “off” states, and free of auxiliary elements, such as capacitors, transistors and switches.
  • a stable/metastable memory element 32 according to arrangement 26 of FIG. 2 is illustrated, schematically and graphically.
  • Curve 70 represents the energy states in the various conformations.
  • Switching “off” (curve 74 ): when the wires are biased with similar polarity, they are repelled from each other and spatially separated. They can rapidly return to a metastable distance where they are separated by space or molecules 72 filling the gap between them. This metastable “off” state slowly relaxes back to the “on” state within a retention time.
  • FIGS. 6 A- 6 C illustrate various embodiments in which oppositely charged molecules are allowed to organize within cross junctions between nanotubes in the “off” state according to the arrangement of FIG. 5 .
  • These molecules can include short charged polymers 60 ( FIG. 6A ), surfactant molecules 62 that can form micellar structures around nanotubes ( FIG. 6B ), polymer brushes 64 grafted to a SAM that forms a basis of the structure ( FIG. 6C ), and the like.
  • Another aspect of the invention provides an article comprising an electrical crossbar array comprising at least two crossed wires defining a diode.
  • the device is free of auxiliary circuitry other than the at least two crossed wires defining the diode.
  • bound wires are semiconducting and support wires are metallic conductors
  • contact between the two wires will provide a metal/semiconductor junction, which functions as a rectifying Schottky diode at the contact junction.
  • an on junction provides intrinsic rectifying behavior.
  • nanotubes exist as a mixture of semiconductor and metallic conductor nanotubes. It has not been possible to separate the mixture into purely semiconducing nanotubes and metallic nanotubes.
  • Rectifying junctions can also be provided by providing semiconductor nanowires, preferably n-type.
  • semiconductor nanowires preferably n-type.
  • a rectifying Schottky junction will result in the “on” state while for semiconducting nanotubes (which are intrinsically p-type) a rectifying p/n diode junction will result if the semiconducting nanowire is n-type doped.
  • FIG. 9A shows an example of a 2 ⁇ 2 array in which bit [ 21 ] is off. Thus, a direct conducting path between bit [ 21 ] and bit [ 11 ] is not acceptable. Because there is no restriction on a direction for a conduction pathway, a pathway as represented by bold line 250 can circumvent the [21]/[11] pathway. This will cause bit [ 21 ] to appear on even though it is off.
  • FIG. 9B shows a result of rectifying behavior when one set of crossed wires comprises a semiconductor and the other set of crossed wires comprises a metallic conductor. Conducting is limited to one direction only and cross talk is thus prevented.
  • another aspect of the present invention provides a method involving a mixture of metallic nanotubes and semiconducting nanotubes.
  • the method involves separating the metallic nanotubes from the semiconducting nanotubes. It is known that metallic nanotubes have a greater polarizability than semiconducting nanotubes by about three orders of magnitude.
  • the step of separating the mixture involves subjecting the mixture to an electric field of intensity sufficient to selectively orient metallic nanotubes.
  • an electric field of intensity sufficient to selectively orient metallic nanotubes.
  • the intensity can be adjusted to be in accord with a field below the critical length. Above this critical length, both types of nanotubes can be aligned by the field. Below this length, the electric field is of an intensity such that the semiconducting nanotubes remain unoriented with respect to the electric field.
  • junction elements can be switched between “on” and “off” states remotely, i.e., by simply addressing at least one end of each of the wires that cross to form the memory element (wires 18 and 30 in FIGS. 2 and 4 ).
  • the junction elements comprises memory elements, or diodes
  • some or preferably all of the memory elements are free of auxiliary circuitry defining the memory or diode elements and free of auxiliary circuitry addressing the memory or diode elements to switch them between states; the memory or diode element simply includes wires 18 and 30 that define the lead wires addressing the memory or diode element.
  • auxiliary circuitry for switching a memory or diode element between “on” and “off” states auxiliary circuitry defining memory states themselves, and the meaning of a device free of these components.
  • An example of auxiliary circuitry defining memory states themselves includes an electrical pathway connecting two crossed conductors at a junction that can be switched from a conducting state to a non-conducting state.
  • An example of auxiliary circuitry for switching a memory element between states includes circuitry connected to the electrical pathway that can be switched to render the pathway conducting or non-conducting.
  • nanoscopic-scale wires 18 and 30 need not each be flexible nanoscopic wires such as nanotubes.
  • memory elements of the invention each include one wire (wire 18 in FIGS. 4 and 5 ) that need not move during switching, and can be made of essentially any material having appropriate conductivity that can be formed in the appropriate dimensions.
  • wires formed by more conventional techniques such as lithography can be used as well.
  • Wire 30 should be selected to meet the additional requirement of repeated flexure during switching between “off” and “on” states, as illustrated.
  • Wire 30 should thus be selected to have elasticity and robustness to meet this demand. Nanotubes exhibit such robustness and are ideal for use as flexing wires 30 in the invention.
  • devices of the invention can be constructed entirely by directed assembly of pre-formed wires onto a surface or entirely from directed growth of wires at a surface, or a combination, or fixed wires 18 can first be formed via a conventional technique such as lithography followed by placement of flexing wires 30 by directed assembly, or directed growth.
  • Array 80 includes a series of parallel, equally-spaced wires 82 , 84 , 86 , 88 . . . , and a series of parallel, equally-spaced wires 100 , 102 , 104 , 106 . . . that cross (are perpendicular to) wires 82 , 84 . . . .
  • Each of wires 82 , 84 , 86 . . . is addressed by an electrode 120 , 122 , 124 . . . at one end thereof and each of wires 100 , 102 , 104 , 106 . . .
  • wires 82 , 84 , 86 . . . and wires 100 , 102 , 104 . . . require electrical contact with only one electrode, i.e., one interconnect can be used to address many individual junctions. Electrodes can be provided at opposite ends of the wires from those ends at which electrodes are shown (opposite ends not shown in FIG. 7 ), but this is optional. Each of wires 82 , 84 , 86 . . . crosses each of wires 100 , 102 , 104 . . .
  • junction 160 is a memory element defining the intersection of wires 88 and 104 .
  • device 80 is constructed of memory elements as illustrated in arrangement 28 of FIG. 2 , and in FIG. 4 , at mechanical equilibrium wires 88 and 104 are free of contact and element 160 is “off”.
  • Biasing electrodes 126 and 144 at opposite polarity brings wires 88 and 104 , at junction 160 , into contact with each other (stable Van der Waals contact) and junction 160 is switched “on”. Bias need not be maintained between electrodes 126 and 144 to maintain element 160 in the “on” state in preferred embodiments.
  • electrodes 126 and 144 are biased with the same polarity to repel wires 88 and 104 from each other at junction 160 .
  • device 80 includes junctions as illustrated in arrangement 26 of FIG. 2 and FIG. 5 , at mechanical equilibrium junction 160 is in the “on” state with wires 88 and 104 contacting each other, and element 160 is switched “off” by biasing electrodes 126 and 144 at similar polarity. Switching element 160 back “on” is accomplished by biasing electrodes 126 and 144 at opposite polarity.
  • Another aspect of the present invention provides an article comprising an electrical crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched irreversibly between at least two readable states.
  • the device is “read-only”.
  • the article comprises an electrical crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched reversibly.
  • the devices can be used for a volatile RAM (e.g. require a power supply to keep the stored information) or a non-volatile RAM.
  • E T E vdw +E elas +E elec (1)
  • FIGS. 13 and 14 show calculations on an organic layer having an elastic modulus of 12 GPa.
  • the range of initial separations yielding bistable devices is shown in gray.
  • soft supports enable bistability for smaller devices. Both types of materials can be used for device fabrication.
  • the bistable region increases with device size, and the softer organic support yields a larger range of bistability especially in the smallest structures.
  • the on and off switching thresholds can be reduced from 4.5 and 20 V to 3 and 5 V, respectively.
  • the calculations also show that the electrostatic forces between adjacent nanotubes are insufficient to distort an array of elements, even at a 10 nm device scale, because most of the electrostatic interaction is localized in the small crossing region of the individual elements.
  • V 1 and V 2 are the potentials applied to the two crossing nanotubes.

Abstract

Electrical devices comprised of nanoscopic wires are described, along with methods of their manufacture and use. The nanoscopic wires can be nanotubes, preferably single-walled carbon nanotubes. They can be arranged in crossbar arrays using chemically patterned surfaces for direction, via chemical vapor deposition. Chemical vapor deposition also can be used to form nanotubes in arrays in the presence of directing electric fields, optionally in combination with self-assembled monolayer patterns. Bistable devices are described.

Description

    RELATED APPLICATIONS
  • This application is divisional of U.S. patent application Ser. No. 10/973,665, filed Oct. 26, 2004, which is a divisional of U.S. patent application Ser. No. 10/812,653, filed Mar. 29, 2004, which is a continuation of U.S. patent application Ser. No. 10/033,369, filed Oct. 24, 2001, which is a continuation of International Patent Application Serial No. PCT/US00/18138, filed Jun. 30, 2000, which claims priority to U.S. Provisional Patent Application Ser. No. 60/142,216, filed Jul. 2, 1999.
  • GOVERNMENT SPONSORSHIP
  • This invention was sponsored by the Office of Naval Research/Defense Advanced Research Projects contract number N00014-99-0495. The government has certain rights in the invention.
  • FIELD OF THE INVENTION
  • The present invention relates generally to the controlled formation and/or orientation of large molecules, such as nanotubes, on surfaces, and more particularly to formation of carbon nanotubes on surfaces for making nanoscopic-scale electronic devices such as memory arrays, configurable logic and other computer elements.
  • BACKGROUND OF THE INVENTION
  • During the past several decades there has been a nearly constant exponential growth in the capabilities of silicon-based microelectronics leading, for example, to tremendous advances in our computational capabilities. Silicon-based microelectronics, however, can be made only so small. That is, there is a size limitation smaller than which silicon-based microelectronics cannot be fabricated. Specifically, the National Technology Roadmap for Semiconductors (SEMATECH, Austin, 1997) suggest that silicon-based microelectronics, which are typically said to follow “Moore's Law”, will continue only to about the year 2010. At this time, two factors are expected to bring Moore's scaling to an end. First, fundamental physical limitations will be reached for both device elements and wire interconnects that will prevent current designs from functioning reliably. Second, the concurrent exponential increase in fabrication (FAB) facility cost is expected to make it uneconomical to consider increasing integration levels further (using silicon technology) even if it is physically meaningful.
  • These factors, and the expected benefits that could be derived from further dramatic increases in computational power in the relatively near future, have led many to consider new devices and computer architectures. In particular, there has been considerable interest in developing the concept of molecular electronics. Molecular-based electronics can in principle overcome the fundamental physical and economic limitations of silicon-based microelectronics; it is physically possible to have single molecular devices. For example, a conformational change that varies the conjugation in a molecule could behave as a switch or rectifier.
  • Investigation has taken place into manipulation of molecules at surfaces for electronic applications. Liu, et al, in “Controlled Deposition of Individual Single-Walled Carbon Nanotubes on Chemically Functionalized Templates,” Chem. Phys. Lett. 303 (1999) 125-129 report procedures for producing individual, short carbon nanotube segments and for their deposition on chemically functionalized nanolithographic templates. Specifically, a patterned self-assembled monolayer is formed on a surface and a carbon nanotube is adsorbed onto the surface in an orientation corresponding to the pattern. The authors also describe connection of an individual carbon nanotube between two electrodes.
  • Monolayers have been used to provide molecular electronic devices. Collier et al. describes the use of a Langmuir-Blodgett film of rotaxane molecules interposed between lithographically fabricated wires of micron-scale diameter (Science Vol. 285, p. 391, 1999). This system is useful for read-only memory devices, however, as the configurable elements involve irreversible oxidation of the rotaxane.
  • Other studies report a single carbon nanotube constructed as an electronic switch (Collins, et al., Science 278 (1997)100), and a room-temperature transistor (Tans, et al., Nature 393 (1998) 49).
  • To date, there has been considerable progress in characterization of the electrical behavior of individual or small numbers of molecule devices. However, a significant need exists for improvement in molecule-scale electronics, especially for integrating bistable and switchable devices for high-density memory arrays.
  • SUMMARY OF THE INVENTION
  • The present invention provides a series of nanoscopic-scale electronic elements, methods of making nanoscopic-scale electronic elements, and methods of use of nanoscopic-scale electronic elements.
  • In one aspect, the invention provides a nanoscopic-scale electronic device. The device is defined by an electrical crossbar array that includes at least one nanoscopic wire. The crossbar array can be of a variety of configurations such as a 1×8 array, 8×8 array, etc. The array can include contact electrodes in electrical contact with various wires, for example, by covalent attachment. Crossbar arrays provided according to the invention have densities up to about 1012/cm2.
  • In another aspect the invention provides techniques for making nanoscopic-scale electronic devices. In one embodiment, the invention involves forming a nanoscopic wire on a surface in a pattern dictated by a chemically patterned surface. The nanoscopic wire can be a pre-formed wire, in which case the method involves applying the pre-formed wire to the surface in the pattern. Alternatively, the nanoscopic wire can be grown on the surface in the pattern. The chemically patterned surface can be patterned to direct assembly or growth of the nanoscopic wire in a predetermined orientation useful for a particular electronic device.
  • In another embodiment the invention provides a method involving growing a nanoscopic wire in the presence of an electric field. The field is of intensity sufficient to orient the growth of the wire. This method can, optionally, be used in combination with a method involving growing a nanoscopic wire on a self-assembled monolayer. In all methods, nanoscopic wire growth can be carried out via chemical vapor deposition (CVD).
  • In other embodiments, the invention provides a method involving forming a nanoscopic wire on a surface in a pattern dictated by a mechanically patterned surface or by gas flow.
  • In another aspect, the invention provides methods of using electronic devices. In one aspect, a method of the invention involves providing a crossbar array comprising at least two wires in crossbar array orientation, where the wires are free of contact with each other, and bringing the wires into contact with each other. The wires are contacted at a crossbar array junction at which they are alternately brought into contact with each other and released from contact with each other. In one embodiment the wires are nanoscopic wires.
  • Another aspect of the present invention provides an article comprising a self-assembled monolayer defining a delineated pattern. At least two crossed wires are associated with the self-assembled monolayer in which at least one of the wires is a nanoscopic wire. In another aspect, the invention provides an article comprising an electric crossbar array comprising at least two crossed wires defining a memory element able to be switched between at least two readable states. The device is free of auxiliary circuitry other than the at least two crossed wires defining the memory element.
  • In another aspect, the present invention provides a method comprising switching a memory element of a crossbar array between “on” and “off” states by alternatively biasing, at similar and opposite polarity, wires that cross the array to define the element.
  • In another aspect, the present invention provides an article comprising an electric crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched reversibly between at least two readable states.
  • In another aspect, the present invention provides an article comprising an electrical crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched between at least two readable states. The memory element is non-volatile.
  • In another aspect, the present invention provides an article comprising an electrical crossbar array comprising at least two crossed wires defining a diode. The device is free of auxiliary circuitry other than the at least two crossed wires defining the diode.
  • In another aspect, the present invention provides a method comprising providing a mixture of metallic nanotubes in semiconducting nanotubes. The method also involves separating the metallic nanotubes from the semiconducting nanotubes.
  • In all of the embodiments of the invention, preferred nanoscopic wires are nanotubes.
  • Other advantages, novel features, and objects of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings, which are schematic and which are not intended to be drawn to scale. In the figures, each identical or nearly identical component that is illustrated in various figures is represented by a single numeral. For purposes of clarity, not every component is labeled in every figure, nor is every component of each embodiment of the invention shown where illustration is not necessary to allow those of ordinary skill in the art to understand the invention.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates, schematically, techniques for preparing a patterned self-assembled monolayer on a surface, and use of the patterned monolayer for growth of a nanoscopic wire;
  • FIG. 2 illustrates, schematically, use of patterned self-assembled monolayers for formation of overlapping (intersecting) nanoscopic wires;
  • FIGS. 3A and 3B illustrate, schematically, catalytic growth of a two-dimensional nanoscopic wire array;
  • FIG. 4 illustrates, schematically and graphically, a bistable nanoscopic wire junction (memory element) and switching mechanism in terms of energy;
  • FIG. 5 illustrates, schematically and graphically, a bistable/nanoscopic wire junction (memory element) and switching mechanism in terms of energy;
  • FIGS. 6A, 6B, and 6C illustrate, schematically, bistable nanoscopic wire crossbar memory elements (crossbar junctions) in “on” and “off” states including three arrangements for provision of separate oppositely charged molecules;
  • FIG. 7 is a cut away schematic illustration of a crossbar array of the invention.
  • FIG. 8 shows a schematic of a device of the invention featuring a crossbar array;
  • FIG. 9A shows a top view of a crossbar array, illustrating cross talk;
  • FIG. 9B shows a top view of a crossbar array having diode junctions featuring intrinsic rectifying behavior;
  • FIG. 10A shows a schematic of an article having parallel trenches and catalyst nanoparticles for the production of crossed wires;
  • FIG. 10B shows a device having a crossbar array of nanowires in parallel trenches crossed by nanowires positioned over the trenches;
  • FIG. 11 shows plots of energy, ET for a single 20 nm device as a function of separation at a junction;
  • FIG. 12 shows calculated structures of single wall nanotubes (SWNTs) in the off and on states for an initial separation of 2 nm;
  • FIG. 13 shows a plot of a calculated range of initial separations for a range of device sizes which yield bistable devices for a hard material such as silicon;
  • FIG. 14 shows a plot of a calculated range of initial separations for a range of device sizes which yield bistable devices for soft organic materials;
  • FIG. 15 shows calculations of ET for switching a 20 nm device on (FIG. 15A) and off (FIG. 15B);
  • FIG. 16A shows current-voltage (I-V) measurements made on lower (bound) and upper (supported) nanotubes of a typical device showing ohmic behavior with resistances of 11 and 58 kΩ;
  • FIG. 16B shows current-voltage (I-V) measurements made on lower (bound) and upper (supported) nanotubes of a typical device showing ohmic behavior with resistance of 112 kΩ; and
  • FIG. 17 shows a plot of device state (on) and (off) vs. resistance.
  • DETAILED DESCRIPTION OF THE INVENTION
  • The present invention provides a series of techniques and devices involving nanoscopic-scale wires, also referred to herein as “nanoscopic wires”. “Nanoscopic-scale” or “nano” is meant to include elements of widths or diameters of less than 1 μm. Nanotubes are used as one example of small wires for use in the invention and, in preferred embodiments, devices of the invention include wires of scale commensurate with nanotubes. A “wire” refers to any material having a conductivity of any semiconductor or any metal.
  • One significant aspect of the invention involves electronic memory elements in which crossbar junctions (the intersections of crossed wires) are defined by at least one nanoscopic-scale wire. These crossbar junctions themselves can serve as both diode or memory elements of the device and as elements for switching between different states (“on” and “off” states). That is, a crossbar array device is provided in which one or more, preferably all, elements are free of auxiliary circuitry defining the elements. Current silicon based devices require a transistor and capacitor to store a bit in dynamic RAM, or four to six transistors are required to store a bit in static RAM. The present device is free of auxiliary circuitry, such as transistors and capacitors, addressing the elements to switch them between states. This is described more fully below. Of course, “free of auxiliary circuitry defining the elements” does not encompass electrodes and power sources or other macroscopic elements required to operate the device which are outside the nanoscopic memory element array.
  • In all of the exemplary embodiments described herein, circuitry including at least one nanoscopic-scale wire is described. Nanotubes, in particular carbon nanotubes, are primarily described and shown as examples of nanoscopic-scale wires. While nanotubes, and in particular carbon nanotubes, are preferred for use in the invention, any nanoscopic-scale wires can be used, including nanoscopic wires such as nanorods, nanowires, organic and inorganic conductive and semiconducting polymers, and the like. Other conductive or semiconducting elements that may not be molecular wires, but are of various small nanoscopic-scale dimension, also can be used in some instances (described more fully below), e.g. inorganic structures such as main group and metal atom-based wire-like silicon, transition metal-containing wires, gallium arsenide, germanium, cadmium selenide structures, thin metal wires formed by lithographic techniques, and the like. A wide variety of these and other nanoscopic-scale wires can be grown on and/or applied to surfaces in patterns useful for electronic devices in a manner similar to techniques described herein involving nanotubes, without undue experimentation. The criteria for selection of nanoscopic-wires and other conductors or semiconductors for use in the invention are based, in some instances, mainly upon dimension to achieve high-density memory devices, and in other instances based on dimension and robustness. The wires should be able to be formed of at least one micron, preferably at least three microns, more preferably at least five microns, and more preferably still at least ten or twenty microns in length, and preferably are less than 100 nanometers, more preferably less than 75 nanometers, and more preferably less than about 50 nanometers, and more preferably still less than about 25 nanometers in thickness (height and width). The wires should have an aspect ratio (length to thickness) of at least about 10:1, preferably greater than about 1000:1. Selection of suitable conductors or semiconductors, including nanoscopic wires, will be apparent and readily reproducible by those of ordinary skill in the art with the benefit of the present disclosure.
  • A preferred nanoscopic-scale wire (i.e. nanoscopic wire) for use in devices of the invention can be either a nanotube or a nanowire. Nanotubes (e.g. carbon nanotubes) are hollow. Nanowires (e.g. silicon nanowires) are solid. Whether nanotubes or nanowires or other nanoscopic scale wires are selected, it is preferred that they be selected among those that are robust.
  • The invention facilitates reliable connection of input/output electronic lines to nanoscopic devices in a highly integrated system such that the state of the device, or individual junctions, is readable in the presence of many other connected elements. System architectures of the invention are defect and/or fault tolerant. Single wall nanotubes (SWNTs) are particularly preferred as they exhibit unique structural, electronic, and chemical properties that are particularly suitable for molecular electronics. Structurally, SWNTs are formed of a single graphene sheet rolled into a seamless tube with a diameter on the order of 0.5-5 nm and a length that can exceed 10 microns. Depending on diameter and helicity, SWNTs can behave as one-dimensional metals or semiconductor and are currently available as a mixture of metallic and semiconducting nanotubes. Methods of manufacture of nanotubes, including SWNTs, and characterization are known. Methods of selective functionalization on the ends and/or sides of nanotubes also are known, and the present invention makes use of these capabilities for molecular electronics. The basic structural/electronic properties of nanotubes can be used to create connections or input/output signals, and nanotubes have a size consistent with molecular scale architecture.
  • Structural and/or chemical changes associated with preferred nanoscopic-scale wires used in the invention can modulate the properties of the wires and create electronic devices of a variety of types. In addition, covalent and noncovalent chemistry can be used to direct, with molecular precision, the assembly of these wires into structures on a massively parallel scale.
  • Preferred nanoscopic wires of the present invention also are individual nanotubes, preferably individual SWNTs. As used herein, “individual nanotube” means a nanotube free of contact with another nanotube (but not excluding contact of the type desired between individual nanotubes in a crossbar array or other electronic device, as described herein). Typical individual nanotubes can have a thickness as small as 0.5 nm. This is in contrast to nanotubes produced primarily by laser vaporization techniques that produce high-quality materials, but materials formed as ropes having diameters of 2-50 nanometers or more and containing many individual nanotubes (see, for example, Thess, et al., “Crystalline Ropes of Metallic Carbon Nanotubes” Science 273, 483-486 (1996), incorporated herein by reference). While nanotube ropes can be used in the invention, individual nanotubes are preferred.
  • The invention preferably utilizes metal-catalyzed CVD to synthesize high quality individual nanoscopic-scale wires such as nanotubes for molecular electronics. CVD synthetic procedures needed to prepare individual wires directly on surfaces and in bulk form are known, and can readily be carried out by those of ordinary skill in the art. See, for example, Kong, et al., “Synthesis of Individual Single-Walled Carbon Nanotubes on Patterned Silicon Wafers”, Nature 395, 878-881 (1998); Kong, et al., “Chemical Vapor Deposition of Methane for Single-Walled Carbon Nanotubes” Chem. Phys. Lett. 292, 567-574 (1998), both incorporated herein by reference.
  • One aspect of the present invention provides an article comprising an electrical crossbar array comprising at least two crossed wires. The array can comprise an n×m array in which n and m can be the same or different and each is an integer greater than 0. Thus, at least two crossed wires can comprise a 1×1 array or a much larger array. At least one of the crossed wires is a nanoscopic wire. For ultra-dense arrays, it is preferred that all of the wires in the array are nanoscopic wires to provide small device sizes. Other devices, however, may not require such ultradense arrays and to reduce costs, non-nanoscopic wires can be used in conjunction with nanoscopic wires. Alternatively, nanoropes can be used exclusively or in conjunction with nanotubes.
  • FIG. 8 shows an example of a crossbar array of the present invention. In FIG. 8, crossbar array 200 comprises wires 201-204 supported, by various means, on a substrate comprising a thin dielectric layer 214 (e.g., SiO2) which terminates conducting layer 215 (e.g., highly doped silicon). Wire 203 is parallel to wire 204 and these are crossed with parallel wires 201 and 202. FIG. 8 shows wires 201 and 202 perpendicular to wires 203 and 204, and typically this arrangement provides high symmetry, allowing facile integration with other systems. Of course, wires do not have to be crossed at 90° angles and can be crossed at any angle as desired.
  • At least two crossed wires can define a junction, e.g., wire 201 is disposed adjacent wire 203 at junction 206. “Disposed adjacent” does not require that wires 201 and 203 be in contact with each other, but rather that wires 201 and 203 are positioned relative to each other such that they are capable of contacting each other. The wires can be free of contact with no other material intermediate the wires, or spacing between the wires can be provided with the aid of intermediary material (for example, see FIGS. 5 and 6 and accompanying discussion). The ability of the crossed wires to contact and release from each other reversibly at cross point junctions provides the basis for addressable elements, such as switches, memory elements and diode junctions.
  • In one embodiment, wires 203 and 201 are disposed adjacent each other by positioning wire 203 directly on substrate 214. Wire 203 (and 204) is referred herein as an example of a “bound” wire. Wire 203 is intermediate substrate 214 and wire 201. Wire 201 is supported above wire 203, relative to substrate 214, by supports 210. Wire 201 (and 202) is referred herein as an example of a “supported” wire. Supports 210 can be spaced periodically on either side of each bound wire (e.g., wires 203 and 204). This arrangement of supports 210 allows each junction (e.g., junctions 206 and 207) to be addressed independently of each other.
  • In another embodiment, wires 201 and 203 can be disposed adjacent each other by positioning wire 203 in a trench. Referring to FIG. 10B, device 230 features parallel trenches 232. Bound wires are nested in each of trenches 232 which are of sufficient depth to prevent the bound wires from projecting above substrate surface 235. A parallel array of crossed wires 233 can be positioned across trenches 232. Again, bound and support wires should have sufficient spacing from each other to allow contact with each other and release from each other at junctions.
  • Referring back to FIG. 8, at least one end of each of wires 201-204 is in electrical contact with one of contact electrodes 212. That is, in one embodiment, at least one wire is attached to the contact electrode. The attachment can be provided by covalently attaching at least one wire to the contact electrode. The electrode can comprise any material capable of electrical conduction, as is known in the art.
  • FIG. 8 shows wires 201 and 203 not in contact, i.e., free of contact, with each other. “Free of contact” refers to a sufficient gap between crossed wires such that there is no conduction pathway between wires 201 and 203. Supported wires such as wire 201 preferably are selected to possess a stiffness to allow periodic support above, yet free of contact with, wire 203.
  • In contrast, wires 201 and 204 are in contact with each other at junction 207. “Contact” can refer to electrical contact, in which there is a conduction pathway between wires 201 and 204, or in van der Waals contact with each other. Often, for conducting wires, van der Waals contact provides electrical contact. To achieve such contact, wire 201 is capable of deformation localized at a region around junction 207. Thus, the wire of the present invention should have a sufficient Young's modulus such that the wire is capable of deformable van der Waals contact with the crossed wire at junction 207. In addition, this deformation occurs without affecting neighboring junctions, i.e., wires at neighboring junctions can independently undergo deformation or remain free of contact with a crossed wire.
  • It is another feature of the array of the present invention that deformation occurs via application of a stimulus. Typically, the stimulus is an electrical stimulus as provided through the at least one electrode 212. A stimulus can comprise biasing the two crossed wires with opposite polarities such that electrical attraction causes wire 201 to deform towards wire 207. In addition, wires 201 and 204 preferably are selected to have sufficient adhesion energy to maintain deformable van der Waals contact upon removal of the stimulus. Thus, no applied energy is required in preferred embodiments to maintain wires 201 and 204 in contact with each other. The benefits of this capability are discussed below with respect to the potential for the crossbar array of the present invention to provide bistable (i.e. non-volatile) elements.
  • It can be seen that bound wires 203 and 204 do not require deformation of any type. Supported wires 201 and 202, however, should have sufficient stiffness to remain supported above bound wires, yet have sufficient flexibility to enable deformation to contact the bound wires without breaking and have sufficient adhesion energy to maintain van der Waals contact. Furthermore, supported wires 201 and 202 should be of sufficient robustness to withstand the strain of several deformation processes. Carbon nanotubes possess all these properties and are a preferred material for supported wires of the crossbar array. Of course, carbon nanotubes can be used as the bound wires. In addition, the supported wires should have enough friction to prevent slippage on supports, particularly during deformation processes. The interaction with the support could be further enhanced through chemical modification, if required, although this is not always necessary.
  • A device that is capable of maintaining at least two different states, e.g., contact between crossed wires or lack of contact between crossed wires without the need for applied energy to maintain either state, is referred to as a “bistable” device. As an example, bistable device elements provided by the invention at junctions of crossbar arrays will now be described. Bistable elements of the invention include those in which each of the two states is stable or metastable. These bistable elements have, as a common feature, nanoscopic scale electromechanical switching between “on” and “off” states where the “on” state involves nanoscopic-scale wires in electrical contact at the crossbar junction and in the “off” state the nanoscopic-scale wires are free of electrical contact (separated). Reading the “on” or “off” state of any cross junction is easily accomplished by measuring the resistance/conductance of the junction. The two states in this device architecture can be easily distinguished independent of fluctuations in the “on” state resistance. The “off” state conductance is lower than a conductance of the “on” state to an extent limited only by detection sensitivity, for typical bistable structure parameters. For example, for carbon nanotubes calculations suggest a change in “on” to “off” state resistance by a factor of 103 to 106 for typical device parameters (i.e. for typical nanotube separations in the “off” state). The device architecture and function is thus highly robust.
  • The operation of bistable switching elements of the invention now will be described with reference to FIG. 2. FIG. 2 shows arrangement 26 and 28, each including a crossbar array junction 32. With reference to arrangement 28 of FIG. 2, the “off” state is at mechanical equilibrium, i.e. when the crossed nanotubes are separated as illustrated. As a voltage is established between wires 18 and 30 that attracts them to each other, wire 30 is deflected towards wire 18 and contacts wire 18, defining the “on” state, corresponding to van der Waals contact. The conduction between the crossing nanoscopic wires is either high or low in the “on” and “off” states, respectively. In the “on” state, the conduction is defined by the approximate constant wire/wire contact at the cross. In the “off” state, conduction occurs by quantum mechanical tunneling and will be much lower. The bistable device includes stable minima at both the “off” and “on” states by virtue of mechanical equilibrium and van der Waals contact, respectively, and can be switched “on” by biasing the nanotubes with opposite polarity. The electrostatic term lowers the potential minimum at contact and ultimately eliminates the barrier between “off” and “on” states to enable switching. Removal of the potential leaves the system in a stable “on” state. The device can be switched to the “off” state in a similar manner by applying the same potential to both tubes. Switching between the “on” and “off” states at reasonable (approximately 4-5 Volts) potentials is facilitated. A second general class of electromechanical switches (e.g. arrangement 26 of FIG. 2) are based on crossbar SWNT arrays that are initially in a contact “on” state at rest, but when electrostatically separated enter a second potential “off” minimum.
  • Nanoscopic-scale devices of the invention can exhibit switching times on the order of 6-30 picoseconds, thus they can operate at a frequency of as high as about 200 GHz. Thus, the invention encompasses low frequency devices also. Moreover, the energy to switch an individual device is extremely small. Much lower power is required than for silicon DRAMs at similar frequencies. Additionally, nanotubes have extremely good thermal conductivity along their tube axes and thus are an ideal structure for removing heat from a highly integrated device.
  • In addition, the nanoscopic-scale device of the present invention displays stability at a wide range of temperatures, limited only by the stability of the metal contacts. For example, memory elements provided from carbon nanotubes exhibit an intrinsic thermal stability up to or higher than 1000° C. The memory elements also exhibit radiation stability and non-volatility of the stored information.
  • FIG. 4 illustrates, schematically, energy curves associated with “on” and “off” states of a memory element 32 of a device according to one embodiment of the invention in which a first electronic conductor is suspended above and free of contact with a second electrical conductor in its lowest energy configuration (e.g. arrangement 28 of FIG. 2). Curve 51 represents the energy states in the various conformations. The lowest energy configuration at mechanical equilibrium is the “off” state where the crossed conductors are separated. The “on” state corresponds to a Van der Waals contact. Conduction between the crossed wires is high in the “on” state and low in the “off” state. Switching is carried out as follows. Switching from the “off” state to the “on” state (following the energy plot of curve 56) is carried out by biasing the wires 18 and 30 with opposite polarity so that they are attracted toward each other until reaching a stable Van der Waals contact distance (Zvdw). Switching “off”, following the energy plot of curve 54, is accomplished by biasing wires 18 and 30 with the same polarity so that they repel each other, moving toward their mechanical equilibrium distance (Z0). The device of the invention is highly efficient in that switching between “off” and “on” states can be carried out at approximately 4-5 volts, and no external power is required to maintain the wires in either the “on” or “off” states (i.e. bistable, non-volatile).
  • The “off” and “on” states can be read easily by measuring a resistance of the junctions. In one embodiment, a difference between the resistance between two crossed wires must be sufficient to differentiate between the “on” and “off” position.
  • One aspect of the invention involves the spatially-controlled formation of nanoscopic-scale wires into well-defined crossbar arrays. Two general techniques for spatially-controlled formation are described herein, one involving directed assembly of pre-formed nanoscopic-scale wires onto a surface in a desired pattern, and the second involving growth of nanoscopic-scale wires on a surface in a desired pattern directed, for example, by electric fields, highly-directional precursor flow rates (“precursor wind”), template-directed growth (growth within host channels; mechanically-directed growth), growth and assembly within host materials such as self-assembled block copolymers, inorganic host structures, and the like. Relatively simple (1×1) crossbar arrays are provided in addition to more highly integrated arrays, for example, 1×8, 8×8, 16×16 arrays, etc. The arrays can serve as memory devices, where junctions of the arrays can function as memory elements. Alternatively, the junctions can serve as diodes, for overcoming problems such as cross-talk, as described below.
  • Referring now to FIG. 1, a technique for directed assembly of a pre-formed nanoscopic wire onto a chemically patterned surface is illustrated schematically. In FIG. 1 a silicon/silicon dioxide substrate 10 is provided and coated with a self-assembled monolayer (SAM) 12 of alkylsilane, uniformly. In one example of patterning the SAM for directed assembly of hanoscopic scale circuitry atomic force microscopy (AFM) then is used to write, at high resolution, a pattern in SAM 12 at which the SAM is removed. The pattern can be for example linear, or a crossed array of lines linear in embodiments for making nanoscopic crossed arrays. As illustrated, the pattern is linear and results in a linear patterned SAM 14 on substrate 10 defining lines of alkylsilane separated by a linear region free of SAM. In another technique, microcontact printing can be used to apply patterned SAM 14 to substrate 10. Microcontact printing is described below.
  • Next, open areas in the patterned surface (the SAM-free linear region between linear SAM 14) is filled with an amino-terminated SAM that interacts in a highly specific manner with a nanoscopic wire such as a nanotube. The result is a patterned SAM, on substrate 10, including linear SAM portions 14 of methyl terminated material (methyl groups exposed at the surface) separated by a line 16 of amino-terminated SAM material. Of course, any desired pattern can be formed where regions of the amino-terminated SAM material corresponds to regions at which wire deposition is desired. The patterned surface then is dipped into a suspension of wires, e.g. nanotubes, and rinsed to create an array in which wires 18 are located at regions 16 of the SAM. Where nanotubes are used, an organic solvent such as dimethyl formamide can be used to create the suspension of nanotubes. Suspension and deposition of other nanoscopic-scale wires is achievable with easily selected solvents.
  • Any of a variety of substrates and SAM-forming material can be used along with microcontact printing techniques, such as those described in international patent publication WO 96/29629 of Whitesides, et al., published Jun. 26, 1996 and incorporated herein by reference. Patterned SAM surfaces can be used to direct a variety of nanoscopic wires or nanoscopic-scale electronic elements. SAM-forming material can be selected, with suitable exposed chemical functionality, to direct assembly of a variety of electronic elements. Electronic elements, including nanotubes, can be chemically tailored to be attracted specifically to specific, predetermined areas of a patterned SAM surface. Nanotubes are particularly suitable for chemical functionalization on their exterior surfaces, as is well known.
  • Chemically patterned surfaces other than SAM-derivatized surfaces can be used, and many techniques for chemically patterning surfaces are known. Suitable exemplary chemistries and techniques for chemically patterning surfaces are described in, among other places, international patent publication serial no. WO 97/34025 of Hidber, et al, entitled, “Microcontact Printing of Catalytic Colloids”, and U.S. Pat. Nos. 3,873,359; 3,873,360; and 3,900,614, each by Lando, all of these documents incorporated herein by reference. Another example of a chemically patterned surface is a micro-phase separated block copolymer structure. These structures provide a stack of dense lamellar phases. A cut through these phases reveals a series of “lanes” wherein each lane represents a single layer. The block copolymer is typically an alternating block and can provide varying domains by which to dictate growth and assembly of a nanoscopic wire.
  • While FIG. 1 illustrates, schematically, assembly of a nanoscopic wire on a SAM in a pattern dictated by the SAM, and a SAM defining a delineated pattern with a nanoscopic wire associated with the self-assembled monolayer, FIG. 2 illustrates, schematically, creation of a crossed microscopic wire array using self-assembled monolayer pattern direction. In FIG. 2 a substrate 10 including a SAM pattern having portions 14 and 16, as described with reference to FIG. 1, and a microscopic wire 18 formed on portion 16 of the SAM is illustrated. AFM or another technique (e.g., electron-beam lithography, etc.) can be used to write a linear pattern orthogonal to the original wire orientation in regions 20 of sections 14 of the SAM. Next, the open areas in the patterned surface are filled with amino-terminated SAM of the same length (amino-terminated SAM sections 22) or greater length (SAM sections 24) compared to the original SAM pattern. This results in an arrangement 26 in which all SAM material is of the same height, or an arrangement 28 in which portions of the SAM arrangement extend above the plane of the original SAM and, optionally, above the height of the wire 18 to provide clearance above the wire. The patterned surface then is dipped into a suspension of additional nanoscopic-scale wires and rinsed to create a crossbar array. In arrangement 26 a wire 30 is arranged in crossbar array formation across original wire 18 at junction 32, in contact with wire 18. Arrangement 28 defines an electrical crossbar array comprising at least two nanoscopic wires in crossbar array orientation, where the crossbar array is made up of wires that are not in contact with each other at the junction. These arrangements can be used directly as a bistable device memory element, as will be apparent to those of ordinary skill in the art with the benefit of the description below.
  • Described above are techniques for assembly of pre-formed nanoscopic-scale electronic elements onto a surface. Another general technique included in the invention for creation of nanoscopic-scale electronic devices involves directed growth of nanoscopic-scale elements on a surface in a predetermined pattern. FIGS. 3A and 3B illustrate, schematically, one such technique involving formation of crossbar arrays via CVD in the presence of electric fields. In FIG. 3A, an array of catalytic sites 34 are arranged opposite each other and define desired end points of parallel nanoscopic wires of a crossbar array (although pairs of catalytic sites are illustrated, as described below only one catalytic site per wire is needed). Clusters 34 are used to direct the growth of bridging nanoscopic-scale wires in a direction in the presence of an electric field. An electric field is oriented in a direction parallel to (in the direction of) the desired direction of wire growth using electrodes 36 and 38, connected by an electrical circuit 40, oriented behind each array of the diametrically opposed catalytic sites. The underlying basis for the technique is that the energy of a polarizable, anisotropic structure such as a nanoscopic-scale wire formed in accordance with the invention is lower when its long axis is aligned with the field. Correspondingly, when an anisotropic structure is misaligned, there is a force exerted on the structure to bring it into alignment. This basic concept of electric field alignment has been used previously for the alignment of anisotropic molecules through micron scale fibers, and thus the technique will be understood by and reproducible by those of ordinary skill in the art with the benefit of the instant disclosure. The highly anisotropic, or one-dimensional, structure of nanotubes, especially SWNTs, leads to a much greater polarization anisotropy (exceeds 1,000:1 along the tube axis) than would be present for a three-dimensional material of similar dimensions (for example, a copper nanowire), thus nanotubes are particularly preferred for this technique. This will lead to greater energy/force terms for the nanotube aligned with the field. Any slight misalignment with the field during nanotube growth is corrected as the force acting to re-orient it with the field becomes increasingly large as the nanotube grows. An alternative mechanism, for aligning nanotubes growing from an electrode is the accumulation of a net charge on a nanotube and electrostatic attraction to an oppositely biased electrode. According to the technique, the array of diametrically opposed catalytic sites 34, in the presence of an electric field produced by circuit 40 and electrodes 36 and 38, is exposed to conditions of chemical vapor deposition allowing growth of a nanotubes 42 between the catalytic sites.
  • Re-orientation of the structure such that a series of catalytic sites 44 are diametrically opposed in a direction perpendicular to catalytic sites 34, with creation of an electrical field in a direction perpendicular to nanotubes 42, and exposure to chemical vapor deposition conditions results in deposition of nanotubes 46 aligned in crossbar array orientation perpendicular to nanotubes 42.
  • Catalyst sites for growing nanoscopic wires can be patterned by lithographic techniques, self-assembly with or without host phases, or patterning via proximal probes (e.g. dip pen lithography).
  • As mentioned, only one catalyst site per wire is required. With reference to FIG. 3A, one set of catalytic sites 34 can be provided and, in the presence of an electric field and exposure to conditions of CVD nanotubes can be grown from each catalytic site extending away from each site in the same direction to form an array of nanotubes 42 as illustrated. Similarly, with reference to FIG. 3B, only one set of catalytic sites 44 is required. As mentioned above also, other techniques for directing growth of nanoscopic-scale wires can be used such as highly-directional precursor flow rates, template-directed growth, growth within host materials, etc.
  • A combination of techniques to form crossbar arrays of the invention can be used. With reference to FIG. 2, wires 18 can be formed by any technique, including conventional lithographic techniques. Then, directed growth of nanoscopic-scale elements can take place across SAM sections 22 or 24 resulting in arrangements 26 and 28, respectively.
  • Nanoscopic wires can also be formed on a surface in a pattern dictated by a mechanically patterned surface. Mechanically patterned surfaces can be provided by walls, channels, trenches, capillaries or the like. Referring back to FIG. 10, article 220 features a plurality of parallel trenches 222 which can be provided in a substrate surface by a variety of means, including lithographic techniques, microcontact printing, nano-imprinting, nano-machining, etching, whether by chemical etching, laser etching, or by a focused ion beam (FIB) machine, and related techniques. Alternatively, some substrates, such as vicinal surfaces or lattice mismatched hetero-epitaxial structures inherently exhibit such trenches, and thus can also be used as article 220. Article 220 features trenches 222 milled by an FIB. The trenches can serve as a mechanical guide for the growth of nanowires, such as by CVD growth techniques. Crossed wires 233 (FIG. 10B) can be grown by providing a plurality of catalyst nanoparticles 224 (i.e., catalytic sites, FIG. 10A) linearly disposed parallel to trenches 222 and along an edge of article 220. FIG. 10B shows how growth of nanowires 233 can be directed from sites 234 over trenches 232 by techniques such as CVD. The growth can be directed under a local electric field parallel to the surface. The origin of growth is defined by the patterning the catalyst nanoparticles.
  • Another example of wire growth along a substrate involves an article having a plurality of indentations and protrusions. By positioning protrusions on the substrate surfaces, cavities are formed and defined by the substrate surface and the plurality of indentations. These indentations can have the shape of capillaries. The capillary walls can be used to mechanically direct growth originating from a catalytic site or can be used to chemically pattern a surface which in turn directs growth of the nanowire.
  • Nanoscopic wires can also be formed on a surface in a pattern dictated by gas flow. For example, disposing a series of catalyst nanoparticles (i.e., catalyst sites) and subjecting these nanoparticles to a gas flow of high pressure can direct growth of a nanowire in the direction of gas flow. Particularly, this method provides a novel growth technique where the gas comprises a reactant for the nanowire. For example, carbon precursor gases such as ethylene, acetylene, methane or carbon monoxide can be used to grow carbon nanotubes whereas silane can be used to grow silicon nanowires. Other precursors are also well known in the art.
  • Referring again to FIGS. 3A and 3B, through placement of catalytic sites 34 and 44 adjacent a series of contact electrodes (not shown), or use of the catalytic sites 34 or 44 as contact electrodes where they are electrically conductive and provide good electric contact with nanotubes, each of the nanotubes can be provided in electrical contact with a different contact electrode. Covalent attachment between nanotubes and contact electrodes is preferred, and is easily facilitated by functionalizing the nanotubes, at their ends, with a molecule that can attach, preferably covalently, to a contact electrode. Functionalization of nanotubes is known, and functional groups that attach to materials that can serve as contact electrodes are known, thus the technique of the invention is readily facilitated based on the instant disclosure. In one embodiment, the ends of the nanotubes are functionalized with conjugated thiols, and the contact electrodes are gold. See, for example, Wong, et al., “Covalently Functionalized Nanotubes as Nanometer Probes for Chemistry and Biology” Nature 394, 52-55 (1998); Wong, et al., “Covalently-Functionalized Single-Walled Carbon Nanotube Probe Tips for Chemical Force Microscopy” J. Am. Chem. Soc. 120, 8557-8558 (1998), both incorporated herein by reference. The end states of the nanotube can effectively couple to bulk conduction channels in the nanotubes as described by Kim, et al., “Electronic Density of States of Atomically-Resolved Single-Walled Carbon Nanotubes: Van Hove Singularities and End States” Phys. Rev. Lett. 82, 1225-1228 (1999), incorporated herein by reference.
  • Using the techniques of the invention it is possible to achieve an active element two-dimensional density of as high as about 1012 memory elements/cm2. Thus, low or high density arrays are envisioned. These element can be used to construct non-volatile random access memory (RAM), read-only memory bits and configurable logic, among other applications. This is facilitated where an array of nanoscopic wires 42 (FIG. 3B) are positioned at 20-nanometer intervals. Where wires 46 are similarly arranged, this density is achieved. By using nanoscopic wires such as nanotubes of 10 micron length, with a memory element every 20 nanometers along each nanotube, an array can be formed with at least 500 parallel wires in each direction, each wire containing at least 500 crossbar array junctions (memory elements). At least 250,000 memory elements can be formed in such an array. Three-dimensional arrays can be created as well, and can have higher integration densities than two-dimensional arrays. Three-dimensional arrays are produced using multi layer architecture extended from that described above with reference to FIG. 2 or from assembly using block polymers as directing agents.
  • As mentioned above, the invention provides a series of memory elements in a crossbar array that can be written and read (switched between “on” and “off” settings) without auxiliary circuitry addressing each element. For example, FIG. 5 shows element 32 is a bistable element in that it is stable in both the “on” and “off” states, and free of auxiliary elements, such as capacitors, transistors and switches.
  • Referring now to FIG. 5, a stable/metastable memory element 32 according to arrangement 26 of FIG. 2 is illustrated, schematically and graphically. As illustrated, two touching crossed wires 18 and 30 in the “on” state are biased against an underlying ground. Curve 70 represents the energy states in the various conformations. Switching “off” (curve 74): when the wires are biased with similar polarity, they are repelled from each other and spatially separated. They can rapidly return to a metastable distance where they are separated by space or molecules 72 filling the gap between them. This metastable “off” state slowly relaxes back to the “on” state within a retention time. Switching “on” (curve 76): when the nanotubes are biased with opposite polarity, they attract each other, accelerate their relaxation to a van der Waals contact distance. FIGS. 6A-6C illustrate various embodiments in which oppositely charged molecules are allowed to organize within cross junctions between nanotubes in the “off” state according to the arrangement of FIG. 5. These molecules can include short charged polymers 60 (FIG. 6A), surfactant molecules 62 that can form micellar structures around nanotubes (FIG. 6B), polymer brushes 64 grafted to a SAM that forms a basis of the structure (FIG. 6C), and the like.
  • Another aspect of the invention provides an article comprising an electrical crossbar array comprising at least two crossed wires defining a diode. The device is free of auxiliary circuitry other than the at least two crossed wires defining the diode. For example, if bound wires are semiconducting and support wires are metallic conductors, contact between the two wires will provide a metal/semiconductor junction, which functions as a rectifying Schottky diode at the contact junction. Thus, an on junction provides intrinsic rectifying behavior. Currently, nanotubes exist as a mixture of semiconductor and metallic conductor nanotubes. It has not been possible to separate the mixture into purely semiconducing nanotubes and metallic nanotubes. Rectifying junctions can also be provided by providing semiconductor nanowires, preferably n-type. For metallic nanotubes, a rectifying Schottky junction will result in the “on” state while for semiconducting nanotubes (which are intrinsically p-type) a rectifying p/n diode junction will result if the semiconducting nanowire is n-type doped.
  • The provision of diode junctions can eliminate the problem of cross talk in crossbar arrays. FIG. 9A shows an example of a 2×2 array in which bit [21] is off. Thus, a direct conducting path between bit [21] and bit [11] is not acceptable. Because there is no restriction on a direction for a conduction pathway, a pathway as represented by bold line 250 can circumvent the [21]/[11] pathway. This will cause bit [21] to appear on even though it is off. FIG. 9B shows a result of rectifying behavior when one set of crossed wires comprises a semiconductor and the other set of crossed wires comprises a metallic conductor. Conducting is limited to one direction only and cross talk is thus prevented.
  • As mentioned previously, providing pure semiconductor nanotubes or metallic nanotubes has not been possible to this point. Thus, another aspect of the present invention provides a method involving a mixture of metallic nanotubes and semiconducting nanotubes. The method involves separating the metallic nanotubes from the semiconducting nanotubes. It is known that metallic nanotubes have a greater polarizability than semiconducting nanotubes by about three orders of magnitude. Thus, in one embodiment, the step of separating the mixture involves subjecting the mixture to an electric field of intensity sufficient to selectively orient metallic nanotubes. Depending on the intensity of electric field, there is a critical length below which only metallic nanotubes will be aligned. Thus, the intensity can be adjusted to be in accord with a field below the critical length. Above this critical length, both types of nanotubes can be aligned by the field. Below this length, the electric field is of an intensity such that the semiconducting nanotubes remain unoriented with respect to the electric field. Once selective alignment is achieved, separation is routine.
  • As noted above, it is a significant advantage of the invention that junction elements can be switched between “on” and “off” states remotely, i.e., by simply addressing at least one end of each of the wires that cross to form the memory element ( wires 18 and 30 in FIGS. 2 and 4). Where the junction elements comprises memory elements, or diodes, some or preferably all of the memory elements are free of auxiliary circuitry defining the memory or diode elements and free of auxiliary circuitry addressing the memory or diode elements to switch them between states; the memory or diode element simply includes wires 18 and 30 that define the lead wires addressing the memory or diode element. Those of ordinary skill in the art will understand the meaning of auxiliary circuitry for switching a memory or diode element between “on” and “off” states, auxiliary circuitry defining memory states themselves, and the meaning of a device free of these components. An example of auxiliary circuitry defining memory states themselves includes an electrical pathway connecting two crossed conductors at a junction that can be switched from a conducting state to a non-conducting state. An example of auxiliary circuitry for switching a memory element between states includes circuitry connected to the electrical pathway that can be switched to render the pathway conducting or non-conducting.
  • One feature of the invention is that, with reference to FIG. 2, nanoscopic- scale wires 18 and 30 need not each be flexible nanoscopic wires such as nanotubes. As can be seen from the illustration and description relating to FIGS. 4 and 5, memory elements of the invention each include one wire (wire 18 in FIGS. 4 and 5) that need not move during switching, and can be made of essentially any material having appropriate conductivity that can be formed in the appropriate dimensions. Although nanotubes and other nanoscopic wires can be used for fixed wires 18, wires formed by more conventional techniques such as lithography can be used as well. Wire 30 should be selected to meet the additional requirement of repeated flexure during switching between “off” and “on” states, as illustrated. Wire 30 should thus be selected to have elasticity and robustness to meet this demand. Nanotubes exhibit such robustness and are ideal for use as flexing wires 30 in the invention. Thus, devices of the invention can be constructed entirely by directed assembly of pre-formed wires onto a surface or entirely from directed growth of wires at a surface, or a combination, or fixed wires 18 can first be formed via a conventional technique such as lithography followed by placement of flexing wires 30 by directed assembly, or directed growth.
  • Referring now to FIG. 7, a cut away schematic illustration of a crossbar array 80 of the invention is presented. Array 80 includes a series of parallel, equally-spaced wires 82, 84, 86, 88 . . . , and a series of parallel, equally-spaced wires 100, 102, 104, 106 . . . that cross (are perpendicular to) wires 82, 84 . . . . Each of wires 82, 84, 86 . . . is addressed by an electrode 120, 122, 124 . . . at one end thereof and each of wires 100, 102, 104, 106 . . . is addressed by an electrode 140, 142, 144 . . . : at one end thereof. It is a feature of the invention that wires 82, 84, 86 . . . and wires 100, 102, 104 . . . require electrical contact with only one electrode, i.e., one interconnect can be used to address many individual junctions. Electrodes can be provided at opposite ends of the wires from those ends at which electrodes are shown (opposite ends not shown in FIG. 7), but this is optional. Each of wires 82, 84, 86 . . . crosses each of wires 100, 102, 104 . . . , each crossed wire junction defining a memory element as illustrated in FIGS. 2, 4, and 5 and discussed above. For example, junction 160 is a memory element defining the intersection of wires 88 and 104. When device 80 is constructed of memory elements as illustrated in arrangement 28 of FIG. 2, and in FIG. 4, at mechanical equilibrium wires 88 and 104 are free of contact and element 160 is “off”. Biasing electrodes 126 and 144 at opposite polarity brings wires 88 and 104, at junction 160, into contact with each other (stable Van der Waals contact) and junction 160 is switched “on”. Bias need not be maintained between electrodes 126 and 144 to maintain element 160 in the “on” state in preferred embodiments. To switch element 160 “off”, electrodes 126 and 144 are biased with the same polarity to repel wires 88 and 104 from each other at junction 160. Where device 80 includes junctions as illustrated in arrangement 26 of FIG. 2 and FIG. 5, at mechanical equilibrium junction 160 is in the “on” state with wires 88 and 104 contacting each other, and element 160 is switched “off” by biasing electrodes 126 and 144 at similar polarity. Switching element 160 back “on” is accomplished by biasing electrodes 126 and 144 at opposite polarity.
  • Another aspect of the present invention provides an article comprising an electrical crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched irreversibly between at least two readable states. Thus, the device is “read-only”. In another embodiment, the article comprises an electrical crossbar array comprising at least two crossed nanoscopic wires defining a memory element capable of being switched reversibly. Thus, the devices can be used for a volatile RAM (e.g. require a power supply to keep the stored information) or a non-volatile RAM.
  • EXAMPLE 1
  • To quantify the bistability and switching behavior of the device element a total energy, ET, can be calculated:
    E T =E vdw +E elas +E elec  (1)
  • where Evdw is the van der Waals (vdW) energy, Eelas is the elastic energy and Eelec is the electrostatic energy for the device. The first two terms in (1), which define the static potential, can be evaluated to assess the range of parameters that yield bistable devices. FIG. 11 shows plots of energy, ET=EvdW+Eelas, for a single 20 nm device as a function of separation at the junction. The series of curves correspond to initial separations of 0.8, 1.0, 1.2, 1.4, 1.6, 1.8, 2.0, 2.2, 2.4 nm for carbon nanotubes, with two well-defined minima observed for initial separations of 1.0 to 2.0 nm. These minima correspond to the crossing nanotubes being separated (2.4 nm) and in vdW contact (0.8 nm). The vdW interaction between nanotubes can be calculated by pairwise summation of a Lennard-Jones potential that has been shown previously to provide good agreement with experiment for fullerene and nanotube systems. The elastic contribution to the total energy can be determined using a beam mechanics model: E elas = 6 ( k 3 B ) 1 / 4 2 [ 3 + 3 β L + 3 ( β L ) 2 + ( β L ) 3 ] ( δ z ) 2 ( 2 )
  • where B is the product of the nanotube elastic modulus and geometric moment of inertia, k is the elastic modulus of the support, L is the length of the suspended nanotube, β = 1 2 ( k B ) 1 / 4 ,
    is the displacement of the suspended tube from its unstrained position. These calculations show that the proposed SWNT device structure exhibits bistablility for a broad range of parameters (FIG. 11). For example, a 20 nm device in FIG. 11 exhibits room temperature stable (i.e., barrier>>10 kBT) on and off states for initial separations ranging from 1.0 to 2.2 nm. The calculated structures of the SWNT device element in the off state and on state for an initial separation of 2 nm (FIG. 12) highlight the relatively minor distortion of the upper SWNT in the on state, even when the initial separation is near the upper limit for bistability. Si support structures (elastic modulus of 16 GPa) are not shown for clarity. These calculations also show that the potential is bistable for a wide range of device sizes when the upper nanotube is supported on either hard materials, such as silicon (FIG. 13) or soft organic (FIG. 14) materials. FIG. 14 shows calculations on an organic layer having an elastic modulus of 12 GPa. In FIGS. 13 and 14, the range of initial separations yielding bistable devices is shown in gray. Importantly, soft supports enable bistability for smaller devices. Both types of materials can be used for device fabrication. In general, the bistable region increases with device size, and the softer organic support yields a larger range of bistability especially in the smallest structures. The calculations were 15 carried out for (10,10) SWNTs with an elastic modulus of 1 TPa, and Lennard-Jones parameters of C6=32.00×10−60 erg cm6 and C12=55.77×10−105 erg cm12.
  • There are several important points that can be drawn from these calculations. Foremost, is the wide range of parameters that yield a bistable potential for the device configuration. The robustness of the on/off states suggests strongly that this architecture will be tolerant of variations in structure that inevitably arise during fabrication by, for example, self assembly. Second, the differences in separation between nanotubes in the on and off states will produce large differences in resistance (i.e., I˜exp(−kd), where I is the current, k is a decay constant of order 2 Å−1 and d is the tube-tube separation in angstroms), and thus should enable reliable reading of the on/off states independent of variations in cross contact resistance. Third, the range of mechanical strains required to achieve bistability in FIG. 11, 0.22-1.7%, is well below the elastic limit of at least 6% determined computationally and experimentally for SWNTs, and the average bending angle in the on state is ca. ½ that required to buckle nanotubes. Hence, these device elements can be robust as required for a reliable molecular scale computer. Comparison of the calculated strain energies to values of the nanotube-surface interaction and friction suggests that (i) the lower nanotube remains fixed on the substrate, and (ii) the suspended nanotubes do not lift off or slip on supports on the order of 10 nm when the suspended tube is deflected to the on state. The interaction with the support could also be enhanced through chemical modification.
  • EXAMPLE 2
  • The effectiveness of switching the suspended nanotube devices between on and off states has been assessed by evaluating the voltage-dependent contribution of the electrostatic energy to the total energy. In this calculation, the boundary element method was used to numerically solve the Laplace equation for the complex three-dimensional geometry of the crossed nanotube device. Calculations of ET for switching a 20 nm device on and off (FIG. 15) demonstrate that it is possible to change reversibly between the on/off states using moderate voltages, which do not exceed the threshold field for nanotube failure. The switching voltages vary depending on the specific device geometry (i.e., shape of the static potential), and thus can be further optimized. For example, by using a thinner dielectric layer (that is, 4 vs 20 nm SiO2) the on and off switching thresholds can be reduced from 4.5 and 20 V to 3 and 5 V, respectively. The calculations also show that the electrostatic forces between adjacent nanotubes are insufficient to distort an array of elements, even at a 10 nm device scale, because most of the electrostatic interaction is localized in the small crossing region of the individual elements.
  • This example provides a demonstration of electrostatic switching of the nanotube device. FIG. 15 shows plots of the energy, ET=EvdW+Eelas+Eelectro, as a function of separation at the junction for switching on (FIG. 15A) and switching off (FIG. 15B). In FIG. 15A, the plots (i), (ii) and (iii) correspond to ET for V1=V2=0 V, V1=+3; V2=−3 V and V1=+4.5; V2=−4.5 V, respectively, where V1 and V2 are the potentials applied to the two crossing nanotubes. In FIG. 15B, (i), (ii) and (iii) correspond to V1=V2=0 V, V1=V2=+15 V and V1=V2=+20 V, respectively. These potentials are applied with respect to the conducting ground plane (e.g., FIG. 1A). The minimum magnitudes of the voltages required for switching on and off are 4.5 V and 20 V, respectively. The electrostatic energy was calculated by numerically solving the Laplace equation using the boundary element method with 3600 elements for a 20 nm device supported on Si with a 1.4 nm initial separation. The calculated electrostatic potential satisfied the boundary conditions and asymptotic behavior.
  • EXAMPLE 3
  • Administration of reversible switching and the ability of the device to function as a non-volatile RAM is provided in this Example. Properties of suspended, crossed nanotube devices made from SWNT ropes were studied by mechanical manipulation (FIG. 16). Current-voltage (I-V) measurements made on the lower and upper nanotubes of a typical model device show ohmic behavior with resistances of 11 and 58 kΩ, respectively (FIG. 16A). The I-V curves between the upper and lower ropes in the off state were nonlinear, which is consistent with tunneling, with a resistance on the order of a GΩ. After switching on, the I-V curves exhibited ohmic behavior with a resistance of 112 kΩ (FIG. 16B). This large change in resistance is consistent with our predictions for off vs. on states in the suspended device architecture. Reversible switching between well-defined on/off states has also been observed in devices (FIG. 17). The smaller change in on/off resistances for the device in FIG. 17 is believed to arise from large contact resistances that are sometimes observed with nanotube ropes. Nevertheless, this change between on/off states is 10-fold, and was persistent. Lastly, it has been found that some of the devices fabricated from ropes could only be switched on for reasonable applied voltages. This behavior is expected for potentials that have deep vdW minima (e.g., FIG. 11). Irreversible switching can be exploited to configure logic elements for computing.
  • Those skilled in the art would readily appreciate that all parameters listed herein are meant to be exemplary and that actual parameters will depend upon the specific application for which the methods and apparatus of the present invention are used. It is, therefore, to be understood that the foregoing embodiments are presented by way of example only and that, within the scope of the appended claims and equivalents thereto, the invention may be practiced otherwise than as specifically described.

Claims (7)

1-89. (canceled)
90. An article, comprising:
an array of memory defined at least in part by an array of nanoscopic wires reversibly moveable between a first stable state and a second stable state, the wires positioned across a series of trenches.
91. The article of claim 90, wherein the memory is RAM.
92-93. (canceled)
94. An article, comprising:
a memory element comprising a plurality of nanoscopic wires crossing a plurality of conductors, the memory element able to rectify signals between the plurality of nanoscopic wires.
95. An article, comprising:
an array comprising a wire disposed proximate a conductor, the wire and the conductor together defining a memory element able to be switched between at least two readable states, the array free of means addressing the memory element to effect switching of the memory element between the at least two states.
96. An article comprising:
an array comprising a wire disposed proximate a conductor, the wire and the conductor together defining a memory element able to be switched between at least two readable states, the array free of auxiliary circuitry defining the memory element.
US11/284,350 1999-07-02 2005-11-21 Nanoscopic wire-based devices and arrays Abandoned US20060237749A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/284,350 US20060237749A1 (en) 1999-07-02 2005-11-21 Nanoscopic wire-based devices and arrays

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US14221699P 1999-07-02 1999-07-02
PCT/US2000/018138 WO2001003208A1 (en) 1999-07-02 2000-06-30 Nanoscopic wire-based devices, arrays, and methods of their manufacture
US10/033,369 US6781166B2 (en) 1999-07-02 2001-10-24 Nanoscopic wire-based devices and arrays
US10/812,653 US8178907B2 (en) 1999-07-02 2004-03-29 Nanoscopic wire-based electrical crossbar memory-devices and arrays
US10/973,665 US20050117441A1 (en) 1999-07-02 2004-10-26 Nanoscopic wire-based devices and arrays
US11/284,350 US20060237749A1 (en) 1999-07-02 2005-11-21 Nanoscopic wire-based devices and arrays

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/973,665 Division US20050117441A1 (en) 1999-07-02 2004-10-26 Nanoscopic wire-based devices and arrays

Publications (1)

Publication Number Publication Date
US20060237749A1 true US20060237749A1 (en) 2006-10-26

Family

ID=22499021

Family Applications (11)

Application Number Title Priority Date Filing Date
US10/033,369 Expired - Lifetime US6781166B2 (en) 1999-07-02 2001-10-24 Nanoscopic wire-based devices and arrays
US10/812,653 Expired - Lifetime US8178907B2 (en) 1999-07-02 2004-03-29 Nanoscopic wire-based electrical crossbar memory-devices and arrays
US10/973,665 Abandoned US20050117441A1 (en) 1999-07-02 2004-10-26 Nanoscopic wire-based devices and arrays
US11/283,631 Expired - Lifetime US7399691B2 (en) 1999-07-02 2005-11-21 Methods of forming nanoscopic wire-based devices and arrays
US11/284,350 Abandoned US20060237749A1 (en) 1999-07-02 2005-11-21 Nanoscopic wire-based devices and arrays
US11/313,096 Expired - Lifetime US7172953B2 (en) 1999-07-02 2005-12-20 Methods of forming nanoscopic wire-based devices and arrays
US11/485,893 Abandoned US20110174619A1 (en) 1999-07-02 2006-07-13 Nonoscopic wired-based devices and arrays
US11/540,148 Abandoned US20070161237A1 (en) 1999-07-02 2006-09-29 Nanoscopic wired-based devices and arrays
US11/592,809 Abandoned US20070045667A1 (en) 1999-07-02 2006-11-03 Nanoscopic wired-based devices and arrays
US11/890,366 Abandoned US20070272951A1 (en) 1999-07-02 2007-08-06 Nanoscopic wire-based devices and arrays
US13/444,334 Expired - Fee Related US8471298B2 (en) 1999-07-02 2012-04-11 Nanoscopic wire-based devices and arrays

Family Applications Before (4)

Application Number Title Priority Date Filing Date
US10/033,369 Expired - Lifetime US6781166B2 (en) 1999-07-02 2001-10-24 Nanoscopic wire-based devices and arrays
US10/812,653 Expired - Lifetime US8178907B2 (en) 1999-07-02 2004-03-29 Nanoscopic wire-based electrical crossbar memory-devices and arrays
US10/973,665 Abandoned US20050117441A1 (en) 1999-07-02 2004-10-26 Nanoscopic wire-based devices and arrays
US11/283,631 Expired - Lifetime US7399691B2 (en) 1999-07-02 2005-11-21 Methods of forming nanoscopic wire-based devices and arrays

Family Applications After (6)

Application Number Title Priority Date Filing Date
US11/313,096 Expired - Lifetime US7172953B2 (en) 1999-07-02 2005-12-20 Methods of forming nanoscopic wire-based devices and arrays
US11/485,893 Abandoned US20110174619A1 (en) 1999-07-02 2006-07-13 Nonoscopic wired-based devices and arrays
US11/540,148 Abandoned US20070161237A1 (en) 1999-07-02 2006-09-29 Nanoscopic wired-based devices and arrays
US11/592,809 Abandoned US20070045667A1 (en) 1999-07-02 2006-11-03 Nanoscopic wired-based devices and arrays
US11/890,366 Abandoned US20070272951A1 (en) 1999-07-02 2007-08-06 Nanoscopic wire-based devices and arrays
US13/444,334 Expired - Fee Related US8471298B2 (en) 1999-07-02 2012-04-11 Nanoscopic wire-based devices and arrays

Country Status (8)

Country Link
US (11) US6781166B2 (en)
EP (3) EP2239794A3 (en)
JP (2) JP2003504857A (en)
AT (1) ATE481745T1 (en)
AU (1) AU782000B2 (en)
CA (1) CA2372707C (en)
DE (1) DE60044972D1 (en)
WO (1) WO2001003208A1 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070158768A1 (en) * 2006-01-06 2007-07-12 Honeywell International, Inc. Electrical contacts formed of carbon nanotubes
US20070281156A1 (en) * 2000-08-22 2007-12-06 President And Fellows Of Harvard College Nanoscale wires and related devices
US20080119008A1 (en) * 2004-08-31 2008-05-22 Yuji Miyato Molecular Device and Manufacturing Method for the Same
US7666708B2 (en) 2000-08-22 2010-02-23 President And Fellows Of Harvard College Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors, and fabricating such devices
US20100285300A1 (en) * 2009-05-08 2010-11-11 Tsinghua University Nano-materials
US7858965B2 (en) 2005-06-06 2010-12-28 President And Fellows Of Harvard College Nanowire heterostructures
US7911009B2 (en) 2000-12-11 2011-03-22 President And Fellows Of Harvard College Nanosensors
US7968474B2 (en) 2006-11-09 2011-06-28 Nanosys, Inc. Methods for nanowire alignment and deposition
US8058640B2 (en) 2006-09-11 2011-11-15 President And Fellows Of Harvard College Branched nanoscale wires
US8154002B2 (en) 2004-12-06 2012-04-10 President And Fellows Of Harvard College Nanoscale wire-based data storage
US8575663B2 (en) 2006-11-22 2013-11-05 President And Fellows Of Harvard College High-sensitivity nanoscale wire sensors
US9102521B2 (en) 2006-06-12 2015-08-11 President And Fellows Of Harvard College Nanosensors and related technologies
US9297796B2 (en) 2009-09-24 2016-03-29 President And Fellows Of Harvard College Bent nanowires and related probing of species
US9390951B2 (en) 2009-05-26 2016-07-12 Sharp Kabushiki Kaisha Methods and systems for electric field deposition of nanowires and other devices

Families Citing this family (403)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5776748A (en) 1993-10-04 1998-07-07 President And Fellows Of Harvard College Method of formation of microstamped patterns on plates for adhesion of cells and other biological materials, devices and uses therefor
US6346189B1 (en) * 1998-08-14 2002-02-12 The Board Of Trustees Of The Leland Stanford Junior University Carbon nanotube structures made using catalyst islands
AU782000B2 (en) 1999-07-02 2005-06-23 President And Fellows Of Harvard College Nanoscopic wire-based devices, arrays, and methods of their manufacture
WO2001057917A2 (en) * 2000-02-07 2001-08-09 Xidex Corporation System and method for fabricating logic devices comprising carbon nanotube transistors
CA2404296A1 (en) * 2000-03-22 2001-09-27 University Of Massachusetts Nanocylinder arrays
US6686184B1 (en) 2000-05-25 2004-02-03 President And Fellows Of Harvard College Patterning of surfaces utilizing microfluidic stamps including three-dimensionally arrayed channel networks
US6645432B1 (en) 2000-05-25 2003-11-11 President & Fellows Of Harvard College Microfluidic systems including three-dimensionally arrayed channel networks
US7323143B2 (en) 2000-05-25 2008-01-29 President And Fellows Of Harvard College Microfluidic systems including three-dimensionally arrayed channel networks
DE10032412A1 (en) * 2000-07-04 2002-01-24 Infineon Technologies Ag Electronic storage element used in CMOS technology comprises carbon nanotubes arranged skew to each other or crossing each other so that an electrical coupling is produced between the tubes
EP1170799A3 (en) 2000-07-04 2009-04-01 Infineon Technologies AG Electronic device and method of manufacture of an electronic device
DE10034315C2 (en) * 2000-07-14 2002-11-28 Infineon Technologies Ag Analog to digital converter
DE10038124B4 (en) * 2000-08-04 2006-05-11 Infineon Technologies Ag Use of a multi-walled nanotube on a substrate and as an electronic component
US20060175601A1 (en) * 2000-08-22 2006-08-10 President And Fellows Of Harvard College Nanoscale wires and related devices
EP1736760A3 (en) 2000-12-11 2008-06-18 President And Fellows Of Harvard College Nanosensors
GB2412370B (en) * 2001-01-29 2005-11-09 Univ Rice William M Process for derivatizing carbon nanotubes with diazonium species and compositions thereof
US7250147B2 (en) 2001-01-29 2007-07-31 Tour James M Process for derivatizing carbon nanotubes with diazonium species
US6593666B1 (en) 2001-06-20 2003-07-15 Ambient Systems, Inc. Energy conversion systems using nanometer scale assemblies and methods for using same
KR20040047777A (en) * 2001-07-20 2004-06-05 프레지던트 앤드 펠로우즈 오브 하바드 칼리지 Transition metal oxide nanowires, and devices incorporating them
US7563711B1 (en) 2001-07-25 2009-07-21 Nantero, Inc. Method of forming a carbon nanotube-based contact to semiconductor
US6574130B2 (en) 2001-07-25 2003-06-03 Nantero, Inc. Hybrid circuit having nanotube electromechanical memory
US7259410B2 (en) * 2001-07-25 2007-08-21 Nantero, Inc. Devices having horizontally-disposed nanofabric articles and methods of making the same
US6835591B2 (en) 2001-07-25 2004-12-28 Nantero, Inc. Methods of nanotube films and articles
US6643165B2 (en) 2001-07-25 2003-11-04 Nantero, Inc. Electromechanical memory having cell selection circuitry constructed with nanotube technology
US6919592B2 (en) * 2001-07-25 2005-07-19 Nantero, Inc. Electromechanical memory array using nanotube ribbons and method for making same
US6706402B2 (en) 2001-07-25 2004-03-16 Nantero, Inc. Nanotube films and articles
US6911682B2 (en) * 2001-12-28 2005-06-28 Nantero, Inc. Electromechanical three-trace junction devices
US6924538B2 (en) 2001-07-25 2005-08-02 Nantero, Inc. Devices having vertically-disposed nanofabric articles and methods of making the same
DE60233176D1 (en) * 2001-11-08 2009-09-10 Seti Inst ORGANIC ORGANIC NANOSTRUCTURES MADE FROM CHAPERONIN POLYPEPTIDES
US7795388B2 (en) * 2001-11-08 2010-09-14 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration (Nasa) Versatile platform for nanotechnology based on circular permutations of chaperonin protein
US6784028B2 (en) 2001-12-28 2004-08-31 Nantero, Inc. Methods of making electromechanical three-trace junction devices
US7176505B2 (en) * 2001-12-28 2007-02-13 Nantero, Inc. Electromechanical three-trace junction devices
SE0104452D0 (en) * 2001-12-28 2001-12-28 Forskarpatent I Vaest Ab Method for producing nanostructures in-situ, and in-situ prepared nanostructures
EP1341183B1 (en) * 2002-02-25 2008-12-03 STMicroelectronics S.r.l. Optically readable molecular memory obtained using carbon nanotubes, and method for storing information in said molecular memory
AU2003225839A1 (en) 2002-03-15 2003-09-29 Nanomix. Inc. Modification of selectivity for sensing for nanostructure device arrays
US7312095B1 (en) 2002-03-15 2007-12-25 Nanomix, Inc. Modification of selectivity for sensing for nanostructure sensing device arrays
SE0200868D0 (en) * 2002-03-20 2002-03-20 Chalmers Technology Licensing Theoretical model for a nanorelay and same relay
US7147894B2 (en) * 2002-03-25 2006-12-12 The University Of North Carolina At Chapel Hill Method for assembling nano objects
US6872645B2 (en) 2002-04-02 2005-03-29 Nanosys, Inc. Methods of positioning and/or orienting nanostructures
US6831017B1 (en) 2002-04-05 2004-12-14 Integrated Nanosystems, Inc. Catalyst patterning for nanowire devices
JP4051988B2 (en) * 2002-04-09 2008-02-27 富士ゼロックス株式会社 Photoelectric conversion element and photoelectric conversion device
US7335395B2 (en) * 2002-04-23 2008-02-26 Nantero, Inc. Methods of using pre-formed nanotubes to make carbon nanotube films, layers, fabrics, ribbons, elements and articles
US20040067530A1 (en) * 2002-05-08 2004-04-08 The Regents Of The University Of California Electronic sensing of biomolecular processes
US6548313B1 (en) * 2002-05-31 2003-04-15 Intel Corporation Amorphous carbon insulation and carbon nanotube wires
AU2003248713A1 (en) * 2002-06-19 2004-01-06 Nantero, Inc. Nanotube permeable base transistor and method of making same
JP4635410B2 (en) * 2002-07-02 2011-02-23 ソニー株式会社 Semiconductor device and manufacturing method thereof
US7335908B2 (en) 2002-07-08 2008-02-26 Qunano Ab Nanostructures and methods for manufacturing the same
JP3969228B2 (en) * 2002-07-19 2007-09-05 松下電工株式会社 Mechanical deformation detection sensor, acceleration sensor using the same, and pressure sensor
AU2003261205A1 (en) 2002-07-19 2004-02-09 President And Fellows Of Harvard College Nanoscale coherent optical components
DE60212118T2 (en) 2002-08-08 2007-01-04 Sony Deutschland Gmbh Method for producing a crossbar structure of nanowires
US7098056B2 (en) * 2002-08-09 2006-08-29 Nanoink, Inc. Apparatus, materials, and methods for fabrication and catalysis
US7662313B2 (en) 2002-09-05 2010-02-16 Nanosys, Inc. Oriented nanostructures and methods of preparing
AU2003283973B2 (en) * 2002-09-30 2008-10-30 Oned Material Llc Large-area nanoenabled macroelectronic substrates and uses therefor
US7619562B2 (en) * 2002-09-30 2009-11-17 Nanosys, Inc. Phased array systems
EP1563555A4 (en) * 2002-09-30 2009-08-26 Nanosys Inc Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites
US7051945B2 (en) * 2002-09-30 2006-05-30 Nanosys, Inc Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites
CA2499944A1 (en) 2002-09-30 2004-04-15 Nanosys, Inc. Integrated displays using nanowire transistors
US7135728B2 (en) * 2002-09-30 2006-11-14 Nanosys, Inc. Large-area nanoenabled macroelectronic substrates and uses therefor
US7067867B2 (en) * 2002-09-30 2006-06-27 Nanosys, Inc. Large-area nonenabled macroelectronic substrates and uses therefor
KR100937085B1 (en) * 2002-10-26 2010-01-15 삼성전자주식회사 Layering and Patterning Method for Carbon Nanotubes Using Chemical Self Assembly
US20040126802A1 (en) * 2002-12-12 2004-07-01 Affymetrix, Inc. Nanotube-based microarrays
US20040200734A1 (en) * 2002-12-19 2004-10-14 Co Man Sung Nanotube-based sensors for biomolecules
US6936496B2 (en) 2002-12-20 2005-08-30 Hewlett-Packard Development Company, L.P. Nanowire filament
US9574290B2 (en) 2003-01-13 2017-02-21 Nantero Inc. Methods for arranging nanotube elements within nanotube fabrics and films
US8937575B2 (en) 2009-07-31 2015-01-20 Nantero Inc. Microstrip antenna elements and arrays comprising a shaped nanotube fabric layer and integrated two terminal nanotube select devices
WO2004065655A1 (en) * 2003-01-13 2004-08-05 Nantero, Inc. Methods of using thin metal layers to make carbon nanotube films, layers, fabrics, ribbons, elements and articles
US7560136B2 (en) * 2003-01-13 2009-07-14 Nantero, Inc. Methods of using thin metal layers to make carbon nanotube films, layers, fabrics, ribbons, elements and articles
EP1590498A4 (en) * 2003-01-13 2008-01-16 Nantero Inc Methods of making carbon nanotube films, layers, fabrics, ribbons, elements and articles
WO2004072335A2 (en) 2003-02-12 2004-08-26 Nantero, Inc. Devices having vertically-disposed nanofabric articles and methods of making the same
CN100459188C (en) * 2003-03-18 2009-02-04 住友电气工业株式会社 Light emitting element mounting member, and semiconductor device using the same
US6944054B2 (en) 2003-03-28 2005-09-13 Nantero, Inc. NRAM bit selectable two-device nanotube array
US7294877B2 (en) * 2003-03-28 2007-11-13 Nantero, Inc. Nanotube-on-gate FET structures and applications
US7113426B2 (en) 2003-03-28 2006-09-26 Nantero, Inc. Non-volatile RAM cell and array using nanotube switch position for information state
US7075141B2 (en) 2003-03-28 2006-07-11 Nantero, Inc. Four terminal non-volatile transistor device
EP1609188A4 (en) 2003-03-28 2007-11-07 Nantero Inc Nanotube-on-gate fet structures and applications
WO2004088755A1 (en) 2003-04-04 2004-10-14 Startskottet 22286 Ab Nanowhiskers with pn junctions and methods of fabricating thereof
US7608147B2 (en) 2003-04-04 2009-10-27 Qunano Ab Precisely positioned nanowhiskers and nanowhisker arrays and method for preparing them
US7045421B2 (en) 2003-04-22 2006-05-16 Nantero, Inc. Process for making bit selectable devices having elements made with nanotubes
US6995046B2 (en) 2003-04-22 2006-02-07 Nantero, Inc. Process for making byte erasable devices having elements made with nanotubes
WO2005019793A2 (en) 2003-05-14 2005-03-03 Nantero, Inc. Sensor platform using a horizontally oriented nanotube element
GB0311826D0 (en) * 2003-05-22 2003-06-25 Queen Mary & Westfield College Particle separation apparatus and method
US7148579B2 (en) 2003-06-02 2006-12-12 Ambient Systems, Inc. Energy conversion systems utilizing parallel array of automatic switches and generators
US7199498B2 (en) 2003-06-02 2007-04-03 Ambient Systems, Inc. Electrical assemblies using molecular-scale electrically conductive and mechanically flexible beams and methods for application of same
US7095645B2 (en) 2003-06-02 2006-08-22 Ambient Systems, Inc. Nanoelectromechanical memory cells and data storage devices
US20040238907A1 (en) 2003-06-02 2004-12-02 Pinkerton Joseph F. Nanoelectromechanical transistors and switch systems
US7910064B2 (en) 2003-06-03 2011-03-22 Nanosys, Inc. Nanowire-based sensor configurations
US7161218B2 (en) * 2003-06-09 2007-01-09 Nantero, Inc. One-time programmable, non-volatile field effect devices and methods of making same
US7274064B2 (en) * 2003-06-09 2007-09-25 Nanatero, Inc. Non-volatile electromechanical field effect devices and circuits using same and methods of forming same
US7265037B2 (en) * 2003-06-20 2007-09-04 The Regents Of The University Of California Nanowire array and nanowire solar cells and methods for forming the same
US7005335B2 (en) * 2003-07-15 2006-02-28 Hewlett-Packard Development, L.P. Array of nanoscopic mosfet transistors and fabrication methods
CA2534227A1 (en) * 2003-07-29 2005-02-10 William Marsh Rice University Selective functionalization of carbon nanotubes
EP1652218A2 (en) 2003-08-04 2006-05-03 Nanosys, Inc. System and process for producing nanowire composites and electronic substrates therefrom
WO2005084164A2 (en) * 2003-08-13 2005-09-15 Nantero, Inc. Nanotube-based switching elements and logic circuits
WO2005017967A2 (en) 2003-08-13 2005-02-24 Nantero, Inc. Nanotube device structure and methods of fabrication
JP2007502545A (en) * 2003-08-13 2007-02-08 ナンテロ,インク. Nanotube-based exchange element with a plurality of control devices and circuit produced from said element
US7583526B2 (en) 2003-08-13 2009-09-01 Nantero, Inc. Random access memory including nanotube switching elements
US7289357B2 (en) * 2003-08-13 2007-10-30 Nantero, Inc. Isolation structure for deflectable nanotube elements
US7115960B2 (en) 2003-08-13 2006-10-03 Nantero, Inc. Nanotube-based switching elements
US7416993B2 (en) 2003-09-08 2008-08-26 Nantero, Inc. Patterned nanowire articles on a substrate and methods of making the same
US20050214197A1 (en) * 2003-09-17 2005-09-29 Molecular Nanosystems, Inc. Methods for producing and using catalytic substrates for carbon nanotube growth
US7235159B2 (en) * 2003-09-17 2007-06-26 Molecular Nanosystems, Inc. Methods for producing and using catalytic substrates for carbon nanotube growth
US7132298B2 (en) 2003-10-07 2006-11-07 Hewlett-Packard Development Company, L.P. Fabrication of nano-object array
US7223611B2 (en) * 2003-10-07 2007-05-29 Hewlett-Packard Development Company, L.P. Fabrication of nanowires
WO2005072089A2 (en) * 2003-12-11 2005-08-11 The Penn State Research Foundation Controlled nanowire in permanent integrated nano-templates and method of fabricating sensor and transducer structures
US7923109B2 (en) 2004-01-05 2011-04-12 Board Of Regents, The University Of Texas System Inorganic nanowires
WO2005067524A2 (en) * 2004-01-15 2005-07-28 Nanosys, Inc. Nanocrystal doped matrixes
US7645397B2 (en) * 2004-01-15 2010-01-12 Nanosys, Inc. Nanocrystal doped matrixes
US7034332B2 (en) 2004-01-27 2006-04-25 Hewlett-Packard Development Company, L.P. Nanometer-scale memory device utilizing self-aligned rectifying elements and method of making
US20110039690A1 (en) * 2004-02-02 2011-02-17 Nanosys, Inc. Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
US8025960B2 (en) * 2004-02-02 2011-09-27 Nanosys, Inc. Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
US7553371B2 (en) * 2004-02-02 2009-06-30 Nanosys, Inc. Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
US7354850B2 (en) 2004-02-06 2008-04-08 Qunano Ab Directionally controlled growth of nanowhiskers
US7528437B2 (en) * 2004-02-11 2009-05-05 Nantero, Inc. EEPROMS using carbon nanotubes for cell storage
US20090227107A9 (en) * 2004-02-13 2009-09-10 President And Fellows Of Havard College Nanostructures Containing Metal Semiconductor Compounds
EP1723676A4 (en) 2004-03-10 2009-04-15 Nanosys Inc Nano-enabled memory devices and anisotropic charge carrying arrays
US7595528B2 (en) 2004-03-10 2009-09-29 Nanosys, Inc. Nano-enabled memory devices and anisotropic charge carrying arrays
US7115971B2 (en) 2004-03-23 2006-10-03 Nanosys, Inc. Nanowire varactor diode and methods of making same
DE112005000688T5 (en) * 2004-03-26 2007-03-22 Forster-Miller, Inc., Waltham Electronic components manufactured by carbon nanotube-based electrolytic deposition and applications thereof
US7407738B2 (en) * 2004-04-02 2008-08-05 Pavel Kornilovich Fabrication and use of superlattice
US7683435B2 (en) * 2004-04-30 2010-03-23 Hewlett-Packard Development Company, L.P. Misalignment-tolerant multiplexing/demultiplexing architectures
US20050279274A1 (en) 2004-04-30 2005-12-22 Chunming Niu Systems and methods for nanowire growth and manufacturing
US7785922B2 (en) 2004-04-30 2010-08-31 Nanosys, Inc. Methods for oriented growth of nanowires on patterned substrates
US7727820B2 (en) * 2004-04-30 2010-06-01 Hewlett-Packard Development Company, L.P. Misalignment-tolerant methods for fabricating multiplexing/demultiplexing architectures
EP1747577A2 (en) 2004-04-30 2007-01-31 Nanosys, Inc. Systems and methods for nanowire growth and harvesting
US7247531B2 (en) * 2004-04-30 2007-07-24 Hewlett-Packard Development Company, L.P. Field-effect-transistor multiplexing/demultiplexing architectures and methods of forming the same
US20050241959A1 (en) * 2004-04-30 2005-11-03 Kenneth Ward Chemical-sensing devices
US7203789B2 (en) 2004-05-10 2007-04-10 Hewlett-Packard Development Company, L.P. Architecture and methods for computing with reconfigurable resistor crossbars
US7352608B2 (en) * 2004-05-24 2008-04-01 Trustees Of Boston University Controllable nanomechanical memory element
US7968273B2 (en) 2004-06-08 2011-06-28 Nanosys, Inc. Methods and devices for forming nanostructure monolayers and devices including such monolayers
CN102064102B (en) 2004-06-08 2013-10-30 桑迪士克公司 Methods and devices for forming nanostructure monolayers and devices including such monolayers
TWI406890B (en) 2004-06-08 2013-09-01 Sandisk Corp Post-deposition encapsulation of nanostructures : compositions, devices and systems incorporating same
US8563133B2 (en) 2004-06-08 2013-10-22 Sandisk Corporation Compositions and methods for modulation of nanostructure energy levels
US7776758B2 (en) 2004-06-08 2010-08-17 Nanosys, Inc. Methods and devices for forming nanostructure monolayers and devices including such monolayers
US8088483B1 (en) 2004-06-08 2012-01-03 Nanosys, Inc. Process for group 10 metal nanostructure synthesis and compositions made using same
US7709880B2 (en) * 2004-06-09 2010-05-04 Nantero, Inc. Field effect devices having a gate controlled via a nanotube switching element
WO2006107312A1 (en) * 2004-06-15 2006-10-12 President And Fellows Of Harvard College Nanosensors
US7330709B2 (en) 2004-06-18 2008-02-12 Nantero, Inc. Receiver circuit using nanotube-based switches and logic
US7329931B2 (en) 2004-06-18 2008-02-12 Nantero, Inc. Receiver circuit using nanotube-based switches and transistors
US7164744B2 (en) 2004-06-18 2007-01-16 Nantero, Inc. Nanotube-based logic driver circuits
US7161403B2 (en) 2004-06-18 2007-01-09 Nantero, Inc. Storage elements using nanotube switching elements
US7288970B2 (en) 2004-06-18 2007-10-30 Nantero, Inc. Integrated nanotube and field effect switching device
US7652342B2 (en) 2004-06-18 2010-01-26 Nantero, Inc. Nanotube-based transfer devices and related circuits
US7167026B2 (en) 2004-06-18 2007-01-23 Nantero, Inc. Tri-state circuit using nanotube switching elements
US7385295B2 (en) * 2004-06-24 2008-06-10 California Institute Of Technology Fabrication of nano-gap electrode arrays by the construction and selective chemical etching of nano-crosswire stacks
EP1766108A1 (en) 2004-06-25 2007-03-28 Btg International Limited Formation of nanowhiskers on a substrate of dissimilar material
JP2008506212A (en) * 2004-07-06 2008-02-28 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Optical head having variable optical element
CA2572798A1 (en) * 2004-07-07 2006-07-27 Nanosys, Inc. Systems and methods for harvesting and integrating nanowires
EP1805869A2 (en) * 2004-07-19 2007-07-11 Ambient Systems, Inc. Nanometer-scale electrostatic and electromagnetic motors and generators
US20060024814A1 (en) * 2004-07-29 2006-02-02 Peters Kevin F Aptamer-functionalized electrochemical sensors and methods of fabricating and using the same
US7189455B2 (en) * 2004-08-02 2007-03-13 The Research Foundation Of State University Of New York Fused carbon nanotube-nanocrystal heterostructures and methods of making the same
US6955937B1 (en) 2004-08-12 2005-10-18 Lsi Logic Corporation Carbon nanotube memory cell for integrated circuit structure with removable side spacers to permit access to memory cell and process for forming such memory cell
JP4556557B2 (en) * 2004-08-25 2010-10-06 パナソニック電工株式会社 Method for producing carbon nanotube
JP4213680B2 (en) 2004-08-31 2009-01-21 富士通株式会社 Substrate structure and manufacturing method thereof, and semiconductor device and manufacturing method thereof
US7365395B2 (en) 2004-09-16 2008-04-29 Nanosys, Inc. Artificial dielectrics using nanostructures
US8558311B2 (en) 2004-09-16 2013-10-15 Nanosys, Inc. Dielectrics using substantially longitudinally oriented insulated conductive wires
TWI399864B (en) 2004-09-16 2013-06-21 Nantero Inc Light emitters using nanotubes and methods of making same
CA2581058C (en) 2004-09-21 2012-06-26 Nantero, Inc. Resistive elements using carbon nanotubes
US20060084128A1 (en) * 2004-09-22 2006-04-20 Hongye Sun Enzyme assay with nanowire sensor
EP1805823A2 (en) * 2004-10-12 2007-07-11 Nanosys, Inc. Fully integrated organic layered processes for making plastic electronics based on conductive polymers and semiconductor nanowires
US7473943B2 (en) 2004-10-15 2009-01-06 Nanosys, Inc. Gate configuration for nanowire electronic devices
EP2348460B1 (en) 2004-10-18 2014-04-23 Semiconductor Energy Laboratory Co, Ltd. Organic anti fuse memory
WO2006137926A2 (en) 2004-11-02 2006-12-28 Nantero, Inc. Nanotube esd protective devices and corresponding nonvolatile and volatile nanotube switches
US20100147657A1 (en) * 2004-11-02 2010-06-17 Nantero, Inc. Nanotube esd protective devices and corresponding nonvolatile and volatile nanotube switches
WO2006052891A1 (en) * 2004-11-09 2006-05-18 The Regents Of The University Of California Analyte identification using electronic devices
EP1809569A4 (en) * 2004-11-12 2009-12-02 Seoul Nat Univ Ind Foundation Method for aligning or assembling nano-structure on solid surface
WO2006057833A2 (en) * 2004-11-12 2006-06-01 The Florida International University Board Of Trustees Method of synthesizing y-junction single-walled carbon nanotubes and products formed thereby
AU2005309906B2 (en) 2004-11-24 2010-12-09 Nanosys, Inc. Contact doping and annealing systems and processes for nanowire thin films
US7348592B2 (en) 2004-11-29 2008-03-25 The United States Of America As Represented By The Secretary Of The Navy Carbon nanotube apparatus and method of carbon nanotube modification
US7560366B1 (en) 2004-12-02 2009-07-14 Nanosys, Inc. Nanowire horizontal growth and substrate removal
US7939218B2 (en) * 2004-12-09 2011-05-10 Nanosys, Inc. Nanowire structures comprising carbon
US8278011B2 (en) 2004-12-09 2012-10-02 Nanosys, Inc. Nanostructured catalyst supports
CN101107737B (en) 2004-12-09 2012-03-21 奈米系统股份有限公司 Nanowire-based membrane electrode assemblies for fuel cells
US7842432B2 (en) * 2004-12-09 2010-11-30 Nanosys, Inc. Nanowire structures comprising carbon
US7340356B2 (en) * 2004-12-13 2008-03-04 Hewlett-Packard Development Company, L.P. Method and system for reading the resistance state of junctions in crossbar memory
US8120014B2 (en) * 2004-12-15 2012-02-21 Drexel University Nanowire based plasmonics
US7359694B2 (en) 2004-12-16 2008-04-15 Northrop Grumman Corporation Carbon nanotube devices and method of fabricating the same
US8548415B2 (en) 2004-12-16 2013-10-01 Northrop Grumman Systems Corporation Carbon nanotube devices and method of fabricating the same
WO2006065937A2 (en) 2004-12-16 2006-06-22 Nantero, Inc. Aqueous carbon nanotube applicator liquids and methods for producing applicator liquids thereof
KR20070086446A (en) * 2004-12-23 2007-08-27 코닌클리케 필립스 일렉트로닉스 엔.브이. Nanofabrication based on sam growth
US20060141678A1 (en) * 2004-12-29 2006-06-29 Stephen Montgomery Forming a nanotube switch and structures formed thereby
US7772125B2 (en) * 2005-02-10 2010-08-10 Panasonic Corporation Structure in which cylindrical microstructure is maintained in anisotropic groove, method for fabricating the same, and semiconductor device, TFT driving circuit, panel, display and sensor using the structure in which cylindrical microstructure is maintained in anisotropic groove
US7375012B2 (en) * 2005-02-28 2008-05-20 Pavel Kornilovich Method of forming multilayer film
US7579618B2 (en) 2005-03-02 2009-08-25 Northrop Grumman Corporation Carbon nanotube resonator transistor and method of making same
US7824946B1 (en) 2005-03-11 2010-11-02 Nantero, Inc. Isolated metal plug process for use in fabricating carbon nanotube memory cells
KR101100887B1 (en) * 2005-03-17 2012-01-02 삼성전자주식회사 Thin film transistor, thin film transistor array panel, and manufacturing method thereof
WO2006101659A2 (en) * 2005-03-17 2006-09-28 The George Washington University Method of making nanoparticle wires
US20070238186A1 (en) * 2005-03-29 2007-10-11 Hongye Sun Nanowire-based system for analysis of nucleic acids
US20130082232A1 (en) 2011-09-30 2013-04-04 Unity Semiconductor Corporation Multi Layered Conductive Metal Oxide Structures And Methods For Facilitating Enhanced Performance Characteristics Of Two Terminal Memory Cells
US20060220163A1 (en) * 2005-03-31 2006-10-05 Shih-Yuan Wang Light sources that use diamond nanowires
US8018059B2 (en) * 2005-03-31 2011-09-13 Xerox Corporation Electrical interconnect with an electrical pathway including at least a first member overlain by a second member at a contact point
US8941094B2 (en) 2010-09-02 2015-01-27 Nantero Inc. Methods for adjusting the conductivity range of a nanotube fabric layer
US9287356B2 (en) 2005-05-09 2016-03-15 Nantero Inc. Nonvolatile nanotube diodes and nonvolatile nanotube blocks and systems using same and methods of making same
EP1871162B1 (en) * 2005-04-13 2014-03-12 Nanosys, Inc. Nanowire dispersion compositions and uses thereof
WO2006116424A2 (en) * 2005-04-26 2006-11-02 Nanosys, Inc. Paintable nanofiber coatings
US8102018B2 (en) 2005-05-09 2012-01-24 Nantero Inc. Nonvolatile resistive memories having scalable two-terminal nanotube switches
US7835170B2 (en) 2005-05-09 2010-11-16 Nantero, Inc. Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks
US9196615B2 (en) 2005-05-09 2015-11-24 Nantero Inc. Nonvolatile nanotube diodes and nonvolatile nanotube blocks and systems using same and methods of making same
US7394687B2 (en) 2005-05-09 2008-07-01 Nantero, Inc. Non-volatile-shadow latch using a nanotube switch
US7781862B2 (en) 2005-05-09 2010-08-24 Nantero, Inc. Two-terminal nanotube devices and systems and methods of making same
US7479654B2 (en) 2005-05-09 2009-01-20 Nantero, Inc. Memory arrays using nanotube articles with reprogrammable resistance
US9911743B2 (en) 2005-05-09 2018-03-06 Nantero, Inc. Nonvolatile nanotube diodes and nonvolatile nanotube blocks and systems using same and methods of making same
US8008745B2 (en) 2005-05-09 2011-08-30 Nantero, Inc. Latch circuits and operation circuits having scalable nonvolatile nanotube switches as electronic fuse replacement elements
TWI324773B (en) 2005-05-09 2010-05-11 Nantero Inc Non-volatile shadow latch using a nanotube switch
JP4405427B2 (en) * 2005-05-10 2010-01-27 株式会社東芝 Switching element
WO2006124625A2 (en) * 2005-05-12 2006-11-23 Nanosys, Inc. Use of nanoparticles in film formation and as solder
US7598127B2 (en) 2005-05-12 2009-10-06 Nantero, Inc. Nanotube fuse structure
JP2008546542A (en) 2005-05-18 2008-12-25 プレジデント・アンド・フエローズ・オブ・ハーバード・カレツジ Production of conduction paths, microcircuits and microstructures in microfluidic networks
US20100227382A1 (en) 2005-05-25 2010-09-09 President And Fellows Of Harvard College Nanoscale sensors
WO2006130359A2 (en) * 2005-06-02 2006-12-07 Nanosys, Inc. Light emitting nanowires for macroelectronics
US8545790B2 (en) * 2005-06-04 2013-10-01 Gregory Konesky Cross-linked carbon nanotubes
US20060281306A1 (en) * 2005-06-08 2006-12-14 Florian Gstrein Carbon nanotube interconnect contacts
US7915122B2 (en) 2005-06-08 2011-03-29 Nantero, Inc. Self-aligned cell integration scheme
US7541216B2 (en) 2005-06-09 2009-06-02 Nantero, Inc. Method of aligning deposited nanotubes onto an etched feature using a spacer
WO2006138263A2 (en) * 2005-06-13 2006-12-28 Electrox Corporation System and method for the manipulation, classification sorting, purification, placement, and alignment of nano fibers using electrostatic forces and electrographic techniques
JP5019192B2 (en) * 2005-06-24 2012-09-05 株式会社東芝 Semiconductor device
EP1910217A2 (en) * 2005-07-19 2008-04-16 PINKERTON, Joseph P. Heat activated nanometer-scale pump
US7612424B1 (en) 2005-07-22 2009-11-03 Northwestern University Nanoelectromechanical bistable cantilever device
US7638382B2 (en) * 2005-08-11 2009-12-29 Kabushiki Kaisha Toshiba Storage apparatus and manufacturing method thereof
TWI428937B (en) 2005-08-12 2014-03-01 Cambrios Technologies Corp Nanowires-based transparent conductors
US8213239B2 (en) * 2005-08-17 2012-07-03 Novatrans Group Sa Non-volatile memory device
US7799196B2 (en) 2005-09-01 2010-09-21 Micron Technology, Inc. Methods and apparatus for sorting and/or depositing nanotubes
US7410912B2 (en) * 2005-09-02 2008-08-12 The Hong Kong Polytechnic University Methods of manufacturing metal oxide nanowires
WO2007030483A2 (en) 2005-09-06 2007-03-15 Nantero, Inc. Method and system of using nanotube fabrics as joule heating elements for memories and other applications
WO2008054364A2 (en) 2005-09-06 2008-05-08 Nantero, Inc. Carbon nanotubes for the selective transfer of heat from electronics
JP2009513368A (en) * 2005-09-23 2009-04-02 ナノシス・インコーポレイテッド Method for doping nanostructures
KR100967210B1 (en) 2005-09-27 2010-07-05 삼성전자주식회사 Shape memory device
KR100647710B1 (en) * 2005-10-21 2006-11-23 삼성에스디아이 주식회사 A thin film transistor, a method for preparing the same and a flat panel display comprising the same
KR100723412B1 (en) * 2005-11-10 2007-05-30 삼성전자주식회사 Nonvolatile Memory Device using Nanotube
KR101390619B1 (en) 2005-11-21 2014-04-30 나노시스, 인크. Nanowire structures comprising carbon
WO2008048313A2 (en) 2005-12-19 2008-04-24 Advanced Technology Materials, Inc. Production of carbon nanotubes
US7786465B2 (en) * 2005-12-20 2010-08-31 Invention Science Fund 1, Llc Deletable nanotube circuit
US7989797B2 (en) * 2005-12-20 2011-08-02 The Invention Science Fund I, Llc Connectible nanotube circuit
US7696505B2 (en) * 2005-12-20 2010-04-13 Searete Llc Connectible nanotube circuit
US9159417B2 (en) * 2005-12-20 2015-10-13 The Invention Science Fund I, Llc Deletable nanotube circuit
JP4843760B2 (en) * 2005-12-26 2011-12-21 株式会社発明屋 Memory element using carbon nanotube
US7741197B1 (en) 2005-12-29 2010-06-22 Nanosys, Inc. Systems and methods for harvesting and reducing contamination in nanowires
CA2624778A1 (en) * 2005-12-29 2007-11-22 Nanosys, Inc. Methods for oriented growth of nanowires on patterned substrates
US8264137B2 (en) 2006-01-03 2012-09-11 Samsung Electronics Co., Ltd. Curing binder material for carbon nanotube electron emission cathodes
US7417119B2 (en) * 2006-01-17 2008-08-26 Sri International Nanoscale array biomolecular bond enhancer device
US7319416B2 (en) * 2006-01-30 2008-01-15 Hewlett-Packard Development Company, L.P. Tunneling-resistor-junction-based microscale/nanoscale demultiplexer arrays
DE102006004218B3 (en) * 2006-01-30 2007-08-16 Infineon Technologies Ag Electromechanical storage device and method for manufacturing an electromechanical storage device
US7893513B2 (en) 2006-02-02 2011-02-22 William Marsh Rice University Nanoparticle/nanotube-based nanoelectronic devices and chemically-directed assembly thereof
US8138075B1 (en) 2006-02-06 2012-03-20 Eberlein Dietmar C Systems and methods for the manufacture of flat panel devices
US8759811B2 (en) * 2006-02-14 2014-06-24 Raytheon Company Particle encapsulated nanoswitch
US7826336B2 (en) 2006-02-23 2010-11-02 Qunano Ab Data storage nanostructures
JP4790446B2 (en) * 2006-03-01 2011-10-12 三菱電機株式会社 Moving picture decoding apparatus and moving picture encoding apparatus
KR100707212B1 (en) * 2006-03-08 2007-04-13 삼성전자주식회사 Nanowire memory device and method of manufacturing the same
WO2007106189A2 (en) * 2006-03-10 2007-09-20 The Trustees Of Columbia University In The City Of New York Method and system to position carbon nanotubes using ac dielectrophoresis
US7492046B2 (en) * 2006-04-21 2009-02-17 International Business Machines Corporation Electric fuses using CNTs (carbon nanotubes)
US20070269924A1 (en) * 2006-05-18 2007-11-22 Basf Aktiengesellschaft Patterning nanowires on surfaces for fabricating nanoscale electronic devices
US8304150B1 (en) 2006-05-22 2012-11-06 Electrox Corporation Electrostatic printing of functional toner materials for the construction of useful micro-structures
US7625766B2 (en) * 2006-06-02 2009-12-01 Micron Technology, Inc. Methods of forming carbon nanotubes and methods of fabricating integrated circuitry
US7763932B2 (en) * 2006-06-29 2010-07-27 International Business Machines Corporation Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices
KR100777973B1 (en) * 2006-07-13 2007-11-29 한국표준과학연구원 Biosensor comprising interdigitated electrode sensor units
US7667260B2 (en) 2006-08-09 2010-02-23 Micron Technology, Inc. Nanoscale floating gate and methods of formation
WO2008097275A2 (en) * 2006-08-30 2008-08-14 Molecular Nanosystems, Inc. Methods for forming freestanding nanotube objects and objects so formed
US8591952B2 (en) 2006-10-10 2013-11-26 Massachusetts Institute Of Technology Absorbant superhydrophobic materials, and methods of preparation and use thereof
CN101589473B (en) 2006-10-12 2011-10-05 凯博瑞奥斯技术公司 Nanowire-based transparent conductors and applications thereof
US8018568B2 (en) 2006-10-12 2011-09-13 Cambrios Technologies Corporation Nanowire-based transparent conductors and applications thereof
US20100090265A1 (en) * 2006-10-19 2010-04-15 Micron Technology, Inc. High density nanodot nonvolatile memory
US7388200B2 (en) * 2006-10-19 2008-06-17 Hewlett-Packard Development Company, L.P. Sensing method and nanosensing device for performing the same
KR100827705B1 (en) * 2006-10-23 2008-05-07 삼성전자주식회사 on volatic memory device and method manufacturing the same
EP2082419A4 (en) * 2006-11-07 2014-06-11 Systems and methods for nanowire growth
KR100819004B1 (en) * 2006-11-15 2008-04-02 삼성전자주식회사 Microelectronics and method of fabricating the same
US7786024B2 (en) * 2006-11-29 2010-08-31 Nanosys, Inc. Selective processing of semiconductor nanowires by polarized visible radiation
US7951698B2 (en) * 2006-12-05 2011-05-31 Electronics And Telecommunications Research Institute Method of fabricating electronic device using nanowires
US7847341B2 (en) 2006-12-20 2010-12-07 Nanosys, Inc. Electron blocking layers for electronic devices
US8686490B2 (en) * 2006-12-20 2014-04-01 Sandisk Corporation Electron blocking layers for electronic devices
US20080150003A1 (en) * 2006-12-20 2008-06-26 Jian Chen Electron blocking layers for electronic devices
US20080150009A1 (en) * 2006-12-20 2008-06-26 Nanosys, Inc. Electron Blocking Layers for Electronic Devices
US20080150004A1 (en) * 2006-12-20 2008-06-26 Nanosys, Inc. Electron Blocking Layers for Electronic Devices
FR2910706B1 (en) * 2006-12-21 2009-03-20 Commissariat Energie Atomique INTERCONNECTION ELEMENT BASED ON CARBON NANOTUBES
WO2008079078A1 (en) 2006-12-22 2008-07-03 Qunano Ab Elevated led and method of producing such
US8049203B2 (en) 2006-12-22 2011-11-01 Qunano Ab Nanoelectronic structure and method of producing such
CN102255018B (en) 2006-12-22 2013-06-19 昆南诺股份有限公司 Nanostructured LED array with collimating reflectors and manufacture method thereof
US8183587B2 (en) 2006-12-22 2012-05-22 Qunano Ab LED with upstanding nanowire structure and method of producing such
US9806273B2 (en) * 2007-01-03 2017-10-31 The United States Of America As Represented By The Secretary Of The Army Field effect transistor array using single wall carbon nano-tubes
US8394483B2 (en) 2007-01-24 2013-03-12 Micron Technology, Inc. Two-dimensional arrays of holes with sub-lithographic diameters formed by block copolymer self-assembly
US7838809B2 (en) 2007-02-17 2010-11-23 Ludwig Lester F Nanoelectronic differential amplifiers and related circuits having carbon nanotubes, graphene nanoribbons, or other related materials
US8183566B2 (en) * 2007-03-01 2012-05-22 Hewlett-Packard Development Company, L.P. Hetero-crystalline semiconductor device and method of making same
US8083953B2 (en) * 2007-03-06 2011-12-27 Micron Technology, Inc. Registered structure formation via the application of directed thermal energy to diblock copolymer films
WO2008112764A1 (en) 2007-03-12 2008-09-18 Nantero, Inc. Electromagnetic and thermal sensors using carbon nanotubes and methods of making same
US8557128B2 (en) 2007-03-22 2013-10-15 Micron Technology, Inc. Sub-10 nm line features via rapid graphoepitaxial self-assembly of amphiphilic monolayers
US7839028B2 (en) * 2007-04-03 2010-11-23 CJP IP Holding, Ltd. Nanoelectromechanical systems and methods for making the same
US8031514B2 (en) 2007-04-09 2011-10-04 Northeastern University Bistable nanoswitch
US8097175B2 (en) 2008-10-28 2012-01-17 Micron Technology, Inc. Method for selectively permeating a self-assembled block copolymer, method for forming metal oxide structures, method for forming a metal oxide pattern, and method for patterning a semiconductor structure
US7959975B2 (en) * 2007-04-18 2011-06-14 Micron Technology, Inc. Methods of patterning a substrate
US8294139B2 (en) 2007-06-21 2012-10-23 Micron Technology, Inc. Multilayer antireflection coatings, structures and devices including the same and methods of making the same
EP2147466B9 (en) 2007-04-20 2014-07-16 Cambrios Technologies Corporation Composite transparent conductors
US8372295B2 (en) * 2007-04-20 2013-02-12 Micron Technology, Inc. Extensions of self-assembled structures to increased dimensions via a “bootstrap” self-templating method
KR101365411B1 (en) 2007-04-25 2014-02-20 엘지디스플레이 주식회사 Fabricating Method of Thin Film Transistor, and Manufacturing Method of Liquid Crystal Display Device
US7872334B2 (en) * 2007-05-04 2011-01-18 International Business Machines Corporation Carbon nanotube diodes and electrostatic discharge circuits and methods
US7892610B2 (en) 2007-05-07 2011-02-22 Nanosys, Inc. Method and system for printing aligned nanowires and other electrical devices
TWI461350B (en) 2007-05-22 2014-11-21 Nantero Inc Triodes using nanofabric articles and methods of making the same
US8404124B2 (en) 2007-06-12 2013-03-26 Micron Technology, Inc. Alternating self-assembling morphologies of diblock copolymers controlled by variations in surfaces
US8080615B2 (en) 2007-06-19 2011-12-20 Micron Technology, Inc. Crosslinkable graft polymer non-preferentially wetted by polystyrene and polyethylene oxide
RU2349542C1 (en) 2007-06-22 2009-03-20 Станислав Викторович Хартов Nanoelectromechanical structure (versions) and method of its production (versions)
WO2009002748A1 (en) 2007-06-22 2008-12-31 Nantero, Inc. Two-terminal nanotube devices including a nanotube bridge and methods of making same
US8283258B2 (en) 2007-08-16 2012-10-09 Micron Technology, Inc. Selective wet etching of hafnium aluminum oxide films
US7911234B1 (en) * 2007-09-28 2011-03-22 The Board Of Trustees Of The Leland Stanford Junior University Nanotube logic circuits
US8440467B2 (en) * 2007-09-28 2013-05-14 William Marsh Rice University Electronic switching, memory, and sensor devices from a discontinuous graphene and/or graphite carbon layer on dielectric materials
CN101458598B (en) * 2007-12-14 2011-06-08 清华大学 Touch screen and display device
CN101470558B (en) * 2007-12-27 2012-11-21 清华大学 Touch screen and display equipment
US20090110897A1 (en) * 2007-10-26 2009-04-30 Keith Daniel Humfeld Nanotube mesh
US8455055B1 (en) 2007-10-26 2013-06-04 The Boeing Company Aligning nanotubes
WO2009064842A1 (en) * 2007-11-13 2009-05-22 William Marsh Rice Unvirsity Vertically-stacked electronic devices having conductive carbon films
US8273983B2 (en) * 2007-12-21 2012-09-25 Hewlett-Packard Development Company, L.P. Photonic device and method of making same using nanowires
CN101471213B (en) * 2007-12-29 2011-11-09 清华大学 Thermal emission electronic component and method for producing the same
US20090188557A1 (en) * 2008-01-30 2009-07-30 Shih-Yuan Wang Photonic Device And Method Of Making Same Using Nanowire Bramble Layer
US8999492B2 (en) 2008-02-05 2015-04-07 Micron Technology, Inc. Method to produce nanometer-sized features with directed assembly of block copolymers
US8101261B2 (en) * 2008-02-13 2012-01-24 Micron Technology, Inc. One-dimensional arrays of block copolymer cylinders and applications thereof
US7948042B2 (en) * 2008-03-03 2011-05-24 The Regents Of The University Of California Suspended structures
US8308930B2 (en) * 2008-03-04 2012-11-13 Snu R&Db Foundation Manufacturing carbon nanotube ropes
US8426313B2 (en) 2008-03-21 2013-04-23 Micron Technology, Inc. Thermal anneal of block copolymer films with top interface constrained to wet both blocks with equal preference
US8425982B2 (en) * 2008-03-21 2013-04-23 Micron Technology, Inc. Methods of improving long range order in self-assembly of block copolymer films with ionic liquids
JP5512649B2 (en) * 2008-03-24 2014-06-04 本田技研工業株式会社 Selective oxidative removal of self-assembled monolayers for controlled nanostructure fabrication
US8114300B2 (en) 2008-04-21 2012-02-14 Micron Technology, Inc. Multi-layer method for formation of registered arrays of cylindrical pores in polymer films
US8114301B2 (en) * 2008-05-02 2012-02-14 Micron Technology, Inc. Graphoepitaxial self-assembly of arrays of downward facing half-cylinders
US20090289524A1 (en) * 2008-05-21 2009-11-26 Michelangelo Rossetto Colloid motor: a mechanical mechanism that harnesses colloid forces to serve as a memory, oscillator, or amplifier in the mechanical domain; a hair cell mimesis
WO2009155359A1 (en) 2008-06-20 2009-12-23 Nantero, Inc. Nram arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same
US8222127B2 (en) 2008-07-18 2012-07-17 Micron Technology, Inc. Methods of forming structures having nanotubes extending between opposing electrodes and structures including same
KR101045128B1 (en) * 2008-08-04 2011-06-30 서울대학교산학협력단 Manufacturing cross-structures of nanostructures
US8063454B2 (en) * 2008-08-13 2011-11-22 Micron Technology, Inc. Semiconductor structures including a movable switching element and systems including same
US8673258B2 (en) * 2008-08-14 2014-03-18 Snu R&Db Foundation Enhanced carbon nanotube
US8319205B2 (en) 2008-08-14 2012-11-27 Nantero Inc. Nonvolatile nanotube programmable logic devices and a nonvolatile nanotube field programmable gate array using same
US8357346B2 (en) * 2008-08-20 2013-01-22 Snu R&Db Foundation Enhanced carbon nanotube wire
US7959842B2 (en) * 2008-08-26 2011-06-14 Snu & R&Db Foundation Carbon nanotube structure
US8021640B2 (en) 2008-08-26 2011-09-20 Snu R&Db Foundation Manufacturing carbon nanotube paper
WO2010048407A1 (en) 2008-10-24 2010-04-29 Nanosys, Inc. Electrochemical catalysts for fuel cells
JP2010123646A (en) * 2008-11-18 2010-06-03 Toshiba Corp Electric element, switching element, memory element, switching method, and memory method
US7915637B2 (en) 2008-11-19 2011-03-29 Nantero, Inc. Switching materials comprising mixed nanoscopic particles and carbon nanotubes and method of making and using the same
US8021897B2 (en) 2009-02-19 2011-09-20 Micron Technology, Inc. Methods of fabricating a cross point memory array
FR2942681B1 (en) * 2009-02-27 2011-05-13 Commissariat Energie Atomique MICROMETRIC OR NANOMETRIC RESONANT DEVICE WITH TRANSISTORS
JP6236202B2 (en) 2009-05-01 2017-11-22 ナノシス・インク. Matrix with functional groups for dispersion of nanostructures
JP5686988B2 (en) 2009-05-04 2015-03-18 シャープ株式会社 Catalyst layer used for membrane electrode assembly for fuel cell, membrane electrode assembly for fuel cell using the same, fuel cell, and production method thereof
WO2010132284A1 (en) * 2009-05-13 2010-11-18 The Trustees Of The University Of Pennsylvania Photolithographically defined contacts to carbon nanostructures
HUE059099T2 (en) 2009-05-19 2022-10-28 Oned Mat Inc Nanostructured materials for battery applications
US20100300728A1 (en) * 2009-05-27 2010-12-02 Ezekiel Kruglick Nanowires using a carbon nanotube template
US8623288B1 (en) 2009-06-29 2014-01-07 Nanosys, Inc. Apparatus and methods for high density nanowire growth
EP2269746B1 (en) * 2009-07-02 2014-05-14 Nxp B.V. Collapsed mode capacitive sensor
WO2011036808A1 (en) 2009-09-28 2011-03-31 株式会社 東芝 Switch element and circuit provided with switch element
US8551806B2 (en) 2009-10-23 2013-10-08 Nantero Inc. Methods for passivating a carbonic nanolayer
US8895950B2 (en) 2009-10-23 2014-11-25 Nantero Inc. Methods for passivating a carbonic nanolayer
US8351239B2 (en) 2009-10-23 2013-01-08 Nantero Inc. Dynamic sense current supply circuit and associated method for reading and characterizing a resistive memory array
US20110127492A1 (en) * 2009-11-30 2011-06-02 International Business Machines Corporation Field Effect Transistor Having Nanostructure Channel
US8841652B2 (en) * 2009-11-30 2014-09-23 International Business Machines Corporation Self aligned carbide source/drain FET
KR20120120226A (en) * 2009-12-17 2012-11-01 메르크 파텐트 게엠베하 Deposition of nanoparticles
US8222704B2 (en) 2009-12-31 2012-07-17 Nantero, Inc. Compact electrical switching devices with nanotube elements, and methods of making same
WO2011088340A2 (en) 2010-01-15 2011-07-21 Board Of Regents, The University Of Texas System A carbon nanotube crossbar based nano-architecture
SG10201500798UA (en) * 2010-02-05 2015-03-30 Cambrios Technologies Corp Photosensitive ink compositions and transparent conductors and method of using the same
CN102834418B (en) 2010-02-12 2016-09-28 南泰若股份有限公司 For the method controlling density, porosity and/or gap length in nanotube fabric layer and film
US9362390B2 (en) 2010-02-22 2016-06-07 Nantero, Inc. Logic elements comprising carbon nanotube field effect transistor (CNTFET) devices and methods of making same
EP2363958A1 (en) * 2010-03-04 2011-09-07 Thomson Licensing Field programmable gate array
WO2011123560A1 (en) 2010-03-30 2011-10-06 Nantero, Inc. Methods for arranging nanoscopic elements within networks, fabrics, and films
US10661304B2 (en) 2010-03-30 2020-05-26 Nantero, Inc. Microfluidic control surfaces using ordered nanotube fabrics
FR2961344B1 (en) 2010-06-09 2012-07-13 Commissariat Energie Atomique METHOD FOR MAKING A GRID OF CONDUCTIVE OR SEMICONDUCTOR LINES OF CROSS ACCESS
US8809230B2 (en) 2010-08-02 2014-08-19 Lawrence Livermore National Security, Llc Porous substrates filled with nanomaterials
US8304493B2 (en) 2010-08-20 2012-11-06 Micron Technology, Inc. Methods of forming block copolymers
US10297640B2 (en) 2010-11-29 2019-05-21 Micron Technology, Inc. Cross-point memory with self-defined memory elements
US8455828B1 (en) 2011-05-09 2013-06-04 Magnolia Optical Technologies, Inc. Infrared radiation detectors using bundled carbon nanotubes and methods of constructing the same
JP5637931B2 (en) * 2011-05-17 2014-12-10 キヤノン株式会社 Imprint apparatus, imprint method, and device manufacturing method
FR2980918B1 (en) * 2011-10-04 2014-03-07 Univ Granada MEMORY POINT RAM HAS A TRANSISTOR
US8900963B2 (en) 2011-11-02 2014-12-02 Micron Technology, Inc. Methods of forming semiconductor device structures, and related structures
US8916825B1 (en) 2011-12-01 2014-12-23 Magnolia Optical Technologies, Inc. Ultraviolet, infrared and terahertz photo/radiation sensors using graphene layers to enhance sensitivity
US9177997B2 (en) 2011-12-13 2015-11-03 Sony Corporation Memory device
JP2015511208A (en) * 2012-01-01 2015-04-16 トラセンス システムズ リミテッド Nanostructure and method for producing the same
US9196766B1 (en) 2012-04-25 2015-11-24 Magnolia Optical Technologies, Inc. Thermal detectors using graphene and oxides of graphene and methods of making the same
US9139770B2 (en) 2012-06-22 2015-09-22 Nanosys, Inc. Silicone ligands for stabilizing quantum dot films
TWI596188B (en) 2012-07-02 2017-08-21 奈米系統股份有限公司 Highly luminescent nanostructures and methods of producing same
US9087699B2 (en) 2012-10-05 2015-07-21 Micron Technology, Inc. Methods of forming an array of openings in a substrate, and related methods of forming a semiconductor device structure
WO2014159927A2 (en) 2013-03-14 2014-10-02 Nanosys, Inc. Method for solventless quantum dot exchange
US8753953B1 (en) * 2013-03-15 2014-06-17 International Business Machines Corporation Self aligned capacitor fabrication
US9650732B2 (en) 2013-05-01 2017-05-16 Nantero Inc. Low defect nanotube application solutions and fabrics and methods for making same
US9229328B2 (en) 2013-05-02 2016-01-05 Micron Technology, Inc. Methods of forming semiconductor device structures, and related semiconductor device structures
US10654718B2 (en) 2013-09-20 2020-05-19 Nantero, Inc. Scalable nanotube fabrics and methods for making same
US9177795B2 (en) 2013-09-27 2015-11-03 Micron Technology, Inc. Methods of forming nanostructures including metal oxides
US9713820B2 (en) 2014-06-02 2017-07-25 The Boeing Company System and method of forming a nanotube mesh structure
US9299430B1 (en) 2015-01-22 2016-03-29 Nantero Inc. Methods for reading and programming 1-R resistive change element arrays
WO2016161246A1 (en) * 2015-04-03 2016-10-06 President And Fellows Of Harvard College Nanoscale wires with external layers for sensors and other applications
US11383213B2 (en) 2016-03-15 2022-07-12 Honda Motor Co., Ltd. System and method of producing a composite product
US11171324B2 (en) 2016-03-15 2021-11-09 Honda Motor Co., Ltd. System and method of producing a composite product
US9934848B2 (en) 2016-06-07 2018-04-03 Nantero, Inc. Methods for determining the resistive states of resistive change elements
US9941001B2 (en) 2016-06-07 2018-04-10 Nantero, Inc. Circuits for determining the resistive states of resistive change elements
US10762957B2 (en) 2016-06-30 2020-09-01 University of Pittsburgh—of the Commonwealth System of Higher Education Two-dimensionally accessible non-volatile memory
CN107564910B (en) * 2016-07-01 2020-08-11 清华大学 Semiconductor device with a plurality of transistors
CN107564917B (en) * 2016-07-01 2020-06-09 清华大学 Nano-heterostructure
IL249804A0 (en) 2016-12-27 2017-04-02 Yeda Res & Dev Electromechanical devices based on metal-chalcogenide nanotubes
US10243156B2 (en) 2017-03-16 2019-03-26 International Business Machines Corporation Placement of carbon nanotube guided by DSA patterning
US11081684B2 (en) 2017-05-24 2021-08-03 Honda Motor Co., Ltd. Production of carbon nanotube modified battery electrode powders via single step dispersion
US10658651B2 (en) 2017-07-31 2020-05-19 Honda Motor Co., Ltd. Self standing electrodes and methods for making thereof
US20190036102A1 (en) 2017-07-31 2019-01-31 Honda Motor Co., Ltd. Continuous production of binder and collector-less self-standing electrodes for li-ion batteries by using carbon nanotubes as an additive
US10993557B2 (en) 2018-08-03 2021-05-04 American Sterilizer Company Pressure management warming headrest
US11121358B2 (en) 2017-09-15 2021-09-14 Honda Motor Co., Ltd. Method for embedding a battery tab attachment in a self-standing electrode without current collector or binder
US11201318B2 (en) 2017-09-15 2021-12-14 Honda Motor Co., Ltd. Method for battery tab attachment to a self-standing electrode
CN112074731A (en) * 2018-05-04 2020-12-11 雷纳诊断有限公司 Biosensor for detecting an analyte
US11048846B2 (en) 2018-06-12 2021-06-29 International Business Machines Corporation Surface participation analysis of superconducting qubits with the boundary element method
US11535517B2 (en) 2019-01-24 2022-12-27 Honda Motor Co., Ltd. Method of making self-standing electrodes supported by carbon nanostructured filaments
US11325833B2 (en) 2019-03-04 2022-05-10 Honda Motor Co., Ltd. Composite yarn and method of making a carbon nanotube composite yarn
US11352258B2 (en) 2019-03-04 2022-06-07 Honda Motor Co., Ltd. Multifunctional conductive wire and method of making
CN109950393B (en) * 2019-03-14 2021-09-10 南京大学 Preparation method of nanowire cross point array resistive random access memory device structure capable of being prepared in stacked large area
US11539042B2 (en) 2019-07-19 2022-12-27 Honda Motor Co., Ltd. Flexible packaging with embedded electrode and method of making
US11056797B2 (en) 2019-07-29 2021-07-06 Eagle Technology, Llc Articles comprising a mesh formed of a carbon nanotube yarn
CN112786678B (en) * 2019-11-08 2022-11-22 清华大学 Semiconductor structure and semiconductor device
US11901629B2 (en) 2021-09-30 2024-02-13 Eagle Technology, Llc Deployable antenna reflector

Citations (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2923920A (en) * 1955-12-30 1960-02-02 fitch
US3873359A (en) * 1971-11-26 1975-03-25 Western Electric Co Method of depositing a metal on a surface of a substrate
US3873360A (en) * 1971-11-26 1975-03-25 Western Electric Co Method of depositing a metal on a surface of a substrate
US3900614A (en) * 1971-11-26 1975-08-19 Western Electric Co Method of depositing a metal on a surface of a substrate
US4673474A (en) * 1984-10-16 1987-06-16 Matsushita Electric Industrial Co., Ltd. Molecular controlled structure and method of producing the same
US4939556A (en) * 1986-07-10 1990-07-03 Canon Kabushiki Kaisha Conductor device
US4979149A (en) * 1986-09-10 1990-12-18 Lgz Landis & Gyr Zug Ag Non-volatile memory device including a micro-mechanical storage element
US5089545A (en) * 1989-02-12 1992-02-18 Biotech International, Inc. Switching and memory elements from polyamino acids and the method of their assembly
US5274602A (en) * 1991-10-22 1993-12-28 Florida Atlantic University Large capacity solid-state memory
US5352651A (en) * 1992-12-23 1994-10-04 Minnesota Mining And Manufacturing Company Nanostructured imaging transfer element
US5453970A (en) * 1993-07-13 1995-09-26 Rust; Thomas F. Molecular memory medium and molecular memory disk drive for storing information using a tunnelling probe
US5475341A (en) * 1992-06-01 1995-12-12 Yale University Sub-nanoscale electronic systems and devices
US5536968A (en) * 1992-12-18 1996-07-16 At&T Global Information Solutions Company Polysilicon fuse array structure for integrated circuits
US5640343A (en) * 1996-03-18 1997-06-17 International Business Machines Corporation Magnetic memory array using magnetic tunnel junction devices in the memory cells
US5677823A (en) * 1993-05-06 1997-10-14 Cavendish Kinetics Ltd. Bi-stable memory element
US5739057A (en) * 1995-11-06 1998-04-14 Tiwari; Sandip Method of making self-aligned dual gate MOSFET with an ultranarrow channel
US5747180A (en) * 1995-05-19 1998-05-05 University Of Notre Dame Du Lac Electrochemical synthesis of quasi-periodic quantum dot and nanostructure arrays
US5751156A (en) * 1995-06-07 1998-05-12 Yale University Mechanically controllable break transducer
US5774414A (en) * 1995-08-09 1998-06-30 Siemens Aktiengesellschaft Memory device and production method
US5847565A (en) * 1997-03-31 1998-12-08 Council Of Scientific And Industrial Research Logic device
US5858862A (en) * 1996-09-25 1999-01-12 Sony Corporation Process for producing quantum fine wire
US5897945A (en) * 1996-02-26 1999-04-27 President And Fellows Of Harvard College Metal oxide nanorods
US5903010A (en) * 1997-10-29 1999-05-11 Hewlett-Packard Company Quantum wire switch and switching method
US5948470A (en) * 1997-04-28 1999-09-07 Harrison; Christopher Method of nanoscale patterning and products made thereby
US5997832A (en) * 1997-03-07 1999-12-07 President And Fellows Of Harvard College Preparation of carbide nanorods
US6038060A (en) * 1997-01-16 2000-03-14 Crowley; Robert Joseph Optical antenna array for harmonic generation, mixing and signal amplification
US6036774A (en) * 1996-02-26 2000-03-14 President And Fellows Of Harvard College Method of producing metal oxide nanorods
US6069380A (en) * 1997-07-25 2000-05-30 Regents Of The University Of Minnesota Single-electron floating-gate MOS memory
US6128214A (en) * 1999-03-29 2000-10-03 Hewlett-Packard Molecular wire crossbar memory
US6185122B1 (en) * 1998-11-16 2001-02-06 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6203864B1 (en) * 1998-06-08 2001-03-20 Nec Corporation Method of forming a heterojunction of a carbon nanotube and a different material, method of working a filament of a nanotube
US6256767B1 (en) * 1999-03-29 2001-07-03 Hewlett-Packard Company Demultiplexer for a molecular wire crossbar network (MWCN DEMUX)
US6346189B1 (en) * 1998-08-14 2002-02-12 The Board Of Trustees Of The Leland Stanford Junior University Carbon nanotube structures made using catalyst islands
US6445006B1 (en) * 1995-12-20 2002-09-03 Advanced Technology Materials, Inc. Microelectronic and microelectromechanical devices comprising carbon nanotube components, and methods of making same
US6536106B1 (en) * 1999-06-30 2003-03-25 The Penn State Research Foundation Electric field assisted assembly process
US6766815B2 (en) * 1999-06-07 2004-07-27 Patent Category Corp. Collapsible structures
US6781166B2 (en) * 1999-07-02 2004-08-24 President & Fellows Of Harvard College Nanoscopic wire-based devices and arrays
US7162953B2 (en) * 2002-03-08 2007-01-16 Voith Paper Patent Gmbh Roll arrangement

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1079434A (en) * 1913-02-19 1913-11-25 Edmund A Parker Nutmeg container and grater.
FR2228271B1 (en) * 1973-05-04 1976-11-12 Honeywell Bull Soc Ind
US4016456A (en) * 1975-09-05 1977-04-05 The United States Of America As Represented By The Secretary Of The Navy Multielectrode grid for aligning polarized particles such as asbestos
JPH01101191A (en) 1987-10-14 1989-04-19 Canon Inc Recording method
SE506019C2 (en) * 1994-05-17 1997-11-03 Forskarpatent I Linkoeping Ab Light source of conjugated polymers with voltage controlled color and method of producing the light source
EP0812434B1 (en) 1995-03-01 2013-09-18 President and Fellows of Harvard College Microcontact printing on surfaces and derivative articles
US5858561A (en) * 1995-03-02 1999-01-12 The Ohio State University Bipolar electroluminescent device
US5536958A (en) * 1995-05-02 1996-07-16 Motorola, Inc. Semiconductor device having high voltage protection capability
US5872422A (en) * 1995-12-20 1999-02-16 Advanced Technology Materials, Inc. Carbon fiber-based field emission devices
US6060121A (en) 1996-03-15 2000-05-09 President And Fellows Of Harvard College Microcontact printing of catalytic colloids
US5991456A (en) * 1996-05-29 1999-11-23 Science And Technology Corporation Method of improving a digital image
US6433355B1 (en) * 1996-06-05 2002-08-13 International Business Machines Corporation Non-degenerate wide bandgap semiconductors as injection layers and/or contact electrodes for organic electroluminescent devices
CA2283502C (en) * 1997-03-07 2005-06-14 William Marsh Rice University Carbon fibers formed from singlewall carbon nanotubes
US5961804A (en) * 1997-03-18 1999-10-05 Massachusetts Institute Of Technology Microencapsulated electrophoretic display
JP3183845B2 (en) 1997-03-21 2001-07-09 財団法人ファインセラミックスセンター Method for producing carbon nanotube and carbon nanotube film
JP3441923B2 (en) 1997-06-18 2003-09-02 キヤノン株式会社 Manufacturing method of carbon nanotube
JP3902883B2 (en) * 1998-03-27 2007-04-11 キヤノン株式会社 Nanostructure and manufacturing method thereof
US6303016B1 (en) * 1998-04-14 2001-10-16 Tda Research, Inc. Isolation of small-bandgap fullerenes and endohedral metallofullerenes
JP2000068065A (en) * 1998-08-13 2000-03-03 Tdk Corp Organic el element
US7416699B2 (en) * 1998-08-14 2008-08-26 The Board Of Trustees Of The Leland Stanford Junior University Carbon nanotube devices
DE69941294D1 (en) 1998-09-18 2009-10-01 Univ Rice William M CHEMICAL DERIVATION OF UNIFORM CARBON NANOTUBES TO FACILITATE THEIR SOLVATATION AND USE OF DERIVATED NANORESE
AU6267299A (en) 1998-09-28 2000-04-17 Xidex Corporation Method for manufacturing carbon nanotubes as functional elements of mems devices
ATE465519T1 (en) 1999-02-22 2010-05-15 Clawson Joseph E Jr ELECTRONIC COMPONENT BASED ON NANOSTRUCTURES
US6529312B1 (en) * 1999-06-07 2003-03-04 Research Frontiers Incorporated Anisometrically shaped carbon and/or graphite particles, liquid suspensions and films thereof and light valves comprising same
US6139919A (en) * 1999-06-16 2000-10-31 University Of Kentucky Research Foundation Metallic nanoscale fibers from stable iodine-doped carbon nanotubes
JP5013650B2 (en) 2000-08-22 2012-08-29 プレジデント・アンド・フェローズ・オブ・ハーバード・カレッジ Doped elongated semiconductors, growth of such semiconductors, devices containing such semiconductors, and the manufacture of such devices
EP1342075B1 (en) 2000-12-11 2008-09-10 President And Fellows Of Harvard College Device contaning nanosensors for detecting an analyte and its method of manufacture
US6766817B2 (en) 2001-07-25 2004-07-27 Tubarc Technologies, Llc Fluid conduction utilizing a reversible unsaturated siphon with tubarc porosity action

Patent Citations (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2923920A (en) * 1955-12-30 1960-02-02 fitch
US3873359A (en) * 1971-11-26 1975-03-25 Western Electric Co Method of depositing a metal on a surface of a substrate
US3873360A (en) * 1971-11-26 1975-03-25 Western Electric Co Method of depositing a metal on a surface of a substrate
US3900614A (en) * 1971-11-26 1975-08-19 Western Electric Co Method of depositing a metal on a surface of a substrate
US4673474A (en) * 1984-10-16 1987-06-16 Matsushita Electric Industrial Co., Ltd. Molecular controlled structure and method of producing the same
US4939556A (en) * 1986-07-10 1990-07-03 Canon Kabushiki Kaisha Conductor device
US4979149A (en) * 1986-09-10 1990-12-18 Lgz Landis & Gyr Zug Ag Non-volatile memory device including a micro-mechanical storage element
US5089545A (en) * 1989-02-12 1992-02-18 Biotech International, Inc. Switching and memory elements from polyamino acids and the method of their assembly
US5274602A (en) * 1991-10-22 1993-12-28 Florida Atlantic University Large capacity solid-state memory
US5475341A (en) * 1992-06-01 1995-12-12 Yale University Sub-nanoscale electronic systems and devices
US5589692A (en) * 1992-06-01 1996-12-31 Yale University Sub-nanoscale electronic systems and devices
US5536968A (en) * 1992-12-18 1996-07-16 At&T Global Information Solutions Company Polysilicon fuse array structure for integrated circuits
US5352651A (en) * 1992-12-23 1994-10-04 Minnesota Mining And Manufacturing Company Nanostructured imaging transfer element
US5677823A (en) * 1993-05-06 1997-10-14 Cavendish Kinetics Ltd. Bi-stable memory element
US5453970A (en) * 1993-07-13 1995-09-26 Rust; Thomas F. Molecular memory medium and molecular memory disk drive for storing information using a tunnelling probe
US5747180A (en) * 1995-05-19 1998-05-05 University Of Notre Dame Du Lac Electrochemical synthesis of quasi-periodic quantum dot and nanostructure arrays
US5751156A (en) * 1995-06-07 1998-05-12 Yale University Mechanically controllable break transducer
US5774414A (en) * 1995-08-09 1998-06-30 Siemens Aktiengesellschaft Memory device and production method
US5739057A (en) * 1995-11-06 1998-04-14 Tiwari; Sandip Method of making self-aligned dual gate MOSFET with an ultranarrow channel
US6445006B1 (en) * 1995-12-20 2002-09-03 Advanced Technology Materials, Inc. Microelectronic and microelectromechanical devices comprising carbon nanotube components, and methods of making same
US5897945A (en) * 1996-02-26 1999-04-27 President And Fellows Of Harvard College Metal oxide nanorods
US6036774A (en) * 1996-02-26 2000-03-14 President And Fellows Of Harvard College Method of producing metal oxide nanorods
US5640343A (en) * 1996-03-18 1997-06-17 International Business Machines Corporation Magnetic memory array using magnetic tunnel junction devices in the memory cells
US5858862A (en) * 1996-09-25 1999-01-12 Sony Corporation Process for producing quantum fine wire
US6038060A (en) * 1997-01-16 2000-03-14 Crowley; Robert Joseph Optical antenna array for harmonic generation, mixing and signal amplification
US5997832A (en) * 1997-03-07 1999-12-07 President And Fellows Of Harvard College Preparation of carbide nanorods
US5847565A (en) * 1997-03-31 1998-12-08 Council Of Scientific And Industrial Research Logic device
US5948470A (en) * 1997-04-28 1999-09-07 Harrison; Christopher Method of nanoscale patterning and products made thereby
US6069380A (en) * 1997-07-25 2000-05-30 Regents Of The University Of Minnesota Single-electron floating-gate MOS memory
US5903010A (en) * 1997-10-29 1999-05-11 Hewlett-Packard Company Quantum wire switch and switching method
US6060724A (en) * 1997-10-29 2000-05-09 Hewlett-Packard Company Quantum wire logic gate
US6203864B1 (en) * 1998-06-08 2001-03-20 Nec Corporation Method of forming a heterojunction of a carbon nanotube and a different material, method of working a filament of a nanotube
US6528020B1 (en) * 1998-08-14 2003-03-04 The Board Of Trustees Of The Leland Stanford Junior University Carbon nanotube devices
US6346189B1 (en) * 1998-08-14 2002-02-12 The Board Of Trustees Of The Leland Stanford Junior University Carbon nanotube structures made using catalyst islands
US6185122B1 (en) * 1998-11-16 2001-02-06 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6128214A (en) * 1999-03-29 2000-10-03 Hewlett-Packard Molecular wire crossbar memory
US6256767B1 (en) * 1999-03-29 2001-07-03 Hewlett-Packard Company Demultiplexer for a molecular wire crossbar network (MWCN DEMUX)
US6766815B2 (en) * 1999-06-07 2004-07-27 Patent Category Corp. Collapsible structures
US6536106B1 (en) * 1999-06-30 2003-03-25 The Penn State Research Foundation Electric field assisted assembly process
US6781166B2 (en) * 1999-07-02 2004-08-24 President & Fellows Of Harvard College Nanoscopic wire-based devices and arrays
US20070161237A1 (en) * 1999-07-02 2007-07-12 President And Fellows Of Harvard College Nanoscopic wired-based devices and arrays
US7162953B2 (en) * 2002-03-08 2007-01-16 Voith Paper Patent Gmbh Roll arrangement

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7915151B2 (en) 2000-08-22 2011-03-29 President And Fellows Of Harvard College Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices
US20070281156A1 (en) * 2000-08-22 2007-12-06 President And Fellows Of Harvard College Nanoscale wires and related devices
US8153470B2 (en) 2000-08-22 2012-04-10 President And Fellows Of Harvard College Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors, and fabricating such devices
US7666708B2 (en) 2000-08-22 2010-02-23 President And Fellows Of Harvard College Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors, and fabricating such devices
US7911009B2 (en) 2000-12-11 2011-03-22 President And Fellows Of Harvard College Nanosensors
US8399339B2 (en) 2000-12-11 2013-03-19 President And Fellows Of Harvard College Nanosensors
US7956427B2 (en) 2000-12-11 2011-06-07 President And Fellows Of Harvard College Nanosensors
US20080119008A1 (en) * 2004-08-31 2008-05-22 Yuji Miyato Molecular Device and Manufacturing Method for the Same
US8154002B2 (en) 2004-12-06 2012-04-10 President And Fellows Of Harvard College Nanoscale wire-based data storage
US7858965B2 (en) 2005-06-06 2010-12-28 President And Fellows Of Harvard College Nanowire heterostructures
US20070158768A1 (en) * 2006-01-06 2007-07-12 Honeywell International, Inc. Electrical contacts formed of carbon nanotubes
US9903862B2 (en) 2006-06-12 2018-02-27 President And Fellows Of Harvard College Nanosensors and related technologies
US9102521B2 (en) 2006-06-12 2015-08-11 President And Fellows Of Harvard College Nanosensors and related technologies
US8058640B2 (en) 2006-09-11 2011-11-15 President And Fellows Of Harvard College Branched nanoscale wires
US8252164B2 (en) 2006-11-09 2012-08-28 Nanosys, Inc. Methods for nanowire alignment and deposition
US7968474B2 (en) 2006-11-09 2011-06-28 Nanosys, Inc. Methods for nanowire alignment and deposition
US8575663B2 (en) 2006-11-22 2013-11-05 President And Fellows Of Harvard College High-sensitivity nanoscale wire sensors
US9535063B2 (en) 2006-11-22 2017-01-03 President And Fellows Of Harvard College High-sensitivity nanoscale wire sensors
US20100285300A1 (en) * 2009-05-08 2010-11-11 Tsinghua University Nano-materials
US9390951B2 (en) 2009-05-26 2016-07-12 Sharp Kabushiki Kaisha Methods and systems for electric field deposition of nanowires and other devices
US9297796B2 (en) 2009-09-24 2016-03-29 President And Fellows Of Harvard College Bent nanowires and related probing of species

Also Published As

Publication number Publication date
EP2224508B1 (en) 2016-01-06
US6781166B2 (en) 2004-08-24
CA2372707C (en) 2014-12-09
US20050117441A1 (en) 2005-06-02
US20110174619A1 (en) 2011-07-21
US8178907B2 (en) 2012-05-15
US8471298B2 (en) 2013-06-25
US20070045667A1 (en) 2007-03-01
AU782000B2 (en) 2005-06-23
US20020130353A1 (en) 2002-09-19
US20060220067A1 (en) 2006-10-05
EP2239794A3 (en) 2011-03-23
WO2001003208A1 (en) 2001-01-11
US7172953B2 (en) 2007-02-06
US20070161237A1 (en) 2007-07-12
EP2239794A2 (en) 2010-10-13
US20070272951A1 (en) 2007-11-29
JP2003504857A (en) 2003-02-04
EP2224508A2 (en) 2010-09-01
US20040188721A1 (en) 2004-09-30
EP1194960B1 (en) 2010-09-15
EP2224508A3 (en) 2010-10-27
AU5905500A (en) 2001-01-22
WO2001003208A9 (en) 2002-02-14
CA2372707A1 (en) 2001-01-11
JP2011211207A (en) 2011-10-20
DE60044972D1 (en) 2010-10-28
US20080116491A1 (en) 2008-05-22
ATE481745T1 (en) 2010-10-15
US20120193602A1 (en) 2012-08-02
US7399691B2 (en) 2008-07-15
EP1194960A1 (en) 2002-04-10

Similar Documents

Publication Publication Date Title
US8471298B2 (en) Nanoscopic wire-based devices and arrays
Reed Molecular-scale electronics
Mantooth et al. Fabrication, assembly, and characterization of molecular electronic components
JP4499418B2 (en) Method for manufacturing a molecular electronic device
Goldhaber-Gordon et al. Overview of nanoelectronic devices
US7186380B2 (en) Transistor and sensors made from molecular materials with electric dipoles
US7272511B2 (en) Molecular memory obtained using DNA strand molecular switches and carbon nanotubes, and method for manufacturing the same
Wada Prospects for single molecule information processing devices
Appenzeller et al. Carbon nanotubes for data processing
AU2005201840B2 (en) Nanoscopic wire-based devices, arrays, and methods of their manufacture
AU2006202493B2 (en) Nanoscopic wire-based devices, arrays, and methods of their manufacture
Nichols et al. Electronic Switches
Sohlberg et al. Nanoelectronics with Single Molecules
Guisinger et al. Molecular Electronics: An Overview of the Current State of the Science and the Challenges That Lie Ahead
Stadler Molecular Electronics

Legal Events

Date Code Title Description
AS Assignment

Owner name: PRESIDENT AND FELLOWS OF HARVARD COLLEGE, MASSACHU

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIEBER, CHARLES M.;RUECKES, THOMAS;JOSELEVICH, ERNESTO;AND OTHERS;REEL/FRAME:021075/0092;SIGNING DATES FROM 20020222 TO 20020326

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION