US20060261450A1 - Leadframeless package structure and method - Google Patents

Leadframeless package structure and method Download PDF

Info

Publication number
US20060261450A1
US20060261450A1 US11/410,501 US41050106A US2006261450A1 US 20060261450 A1 US20060261450 A1 US 20060261450A1 US 41050106 A US41050106 A US 41050106A US 2006261450 A1 US2006261450 A1 US 2006261450A1
Authority
US
United States
Prior art keywords
metal foil
foil layer
leadframeless
package structure
temporary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/410,501
Inventor
Harry Siegel
Anthony Chiu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Priority to US11/410,501 priority Critical patent/US20060261450A1/en
Publication of US20060261450A1 publication Critical patent/US20060261450A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H01L21/566—Release layers for moulds, e.g. release layers, layers against residue during moulding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/8547—Zirconium (Zr) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
    • Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
    • Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating
    • Y10T29/49172—Assembling electrical component directly to terminal or elongated conductor with encapsulating by molding of insulating material

Definitions

  • the present invention is directed in general to integrated circuits and, more specifically, to a leadframeless package structure and method.
  • a conventional integrated circuit package generally comprises a leadframe made from 0.005-inch thick metal, an integrated circuit made of silicon, and a protective material to protect the electrical connections between the integrated circuit and the leadframe.
  • the leadframe acts as an electrical and mechanical interface between the integrated circuit and the printed circuit board (PCB) on which the integrated circuit package is soldered.
  • PCB printed circuit board
  • These packages are generally known as Dual-In-Line Package (DIP), Small Outline package (SO), or Quad Flat Package. (QFP).
  • DIP Dual-In-Line Package
  • SO Small Outline package
  • QFP Quad Flat Package.
  • a leadframeless package is highly desirable because it requires a minimum of dedicated tooling such as, for example, one photomask and one solder ball fixture.
  • BGA Ball Grid Array
  • Conventional packaging options for high performance integrated circuit dice include the use of a substrate or leadframe as a carrier. These are normally incorporated D permanently in the final package structure. Disadvantages associated with these package structures include a limited ability to re-use the leadframe or substrate for another die.
  • the leadframe or substrate becomes a fixed material cost for every package manufactured.
  • the tooling for stamping the leadframe and the artwork for etching new substrates are quite substantial when there is a change in die size as the feature size of the integrated circuit is shrunk.
  • the substrate or leadframe contributes to the thickness of the package structure, which is generally desired to be minimized.
  • the width and depth of the package structure may be greater than desired due to the inclusion of the connections to the solder balls that are exterior to the area encompassed by the die.
  • a leadframeless package structure and method are provided that substantially eliminate or reduce disadvantages and problems associated with conventional systems and methods.
  • a temporary carrier that is coupled to the structure during formation is removed after formation is complete, resulting in a structure without a leadframe.
  • a leadframeless package structure includes a temporary carrier, a metal foil layer, an integrated circuit chip, a plurality of bonding wires, and a molding compound.
  • the metal foil is patterned and etched (using conventional techniques commonly known in the PCB industry) to produce a set of planar electrical traces, die attach pads and bonding pads.
  • the die is then attached (using conventional semiconductor assembly techniques) to the special die attach pad formed in the metal foil.
  • conventional wirebond techniques are used to form electrical interconnects between the die and the electrical traces in the metal foil. Special pads are also provided in the metal foil for this purpose.
  • the temporary carrier portion is removed.
  • a temporary carrier is coupled to the structure with a suitable adhesive layer during formation.
  • the adhesive and carrier system are removed after molding.
  • the chips attached to the structure have no leadframes or substrates.
  • the leadframeless package structure has a reduced fixed cost of materials, is capable of accommodating large and small dice at minimum tooling cost, has a reduced thickness due to the absence of a carrier, and can provide a chip-scale package when second level interconnects (e.g., solder pads) are located within the approximate footprint of the die.
  • second level interconnects e.g., solder pads
  • FIGS. 1 A-E are a series of schematic cross-sectional diagrams illustrating a method for forming a leadframeless package structure in accordance with one embodiment of the present invention
  • FIGS. 2 A-B are schematic cross-sectional diagrams illustrating an alternate embodiment for the steps illustrated in FIGS. 1 D-E;
  • FIG. 3A is a schematic top-view diagram illustrating circuit patterns formed in the metal foil layer of FIG. 1 or 2 in accordance with one embodiment of the present invention
  • FIG. 3B is a schematic top-view diagram illustrating circuit patterns formed in the metal foil layer of FIG. 1 or 2 in accordance with another embodiment of the present invention.
  • FIGS. 4 A-D are schematic top-view diagrams illustrating the leadframeless package structure of FIG. 1 or 2 in accordance with multiple embodiments of the present invention.
  • FIGS. 1 through 4 discussed below, and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented for any suitably arranged leadframeless package structure.
  • an initial structure 10 for a leadframeless package structure comprises a temporary carrier 20 and a temporary adhesive layer 30 .
  • the temporary carrier 20 may comprise any rigid or semi-rigid material that is compatible with the chemical and thermal processes encountered in the normal semiconductor packaging assembly process which will serve as a base on which the leadframeless package structure may be formed. Examples of such materials would include conventional metals, such as stainless steel or aluminum, and high temperature plastics and plastic composites, such as laminate epoxy fiberglass.
  • the temporary adhesive layer 30 is formed over the temporary carrier 20 .
  • the temporary adhesive layer 30 may be formed by any suitable means.
  • the temporary adhesive layer 30 comprises a material that may be removed from a metal layer without damage to the metal layer.
  • the temporary adhesive layer 30 may comprise silicone or other suitable adhesive material.
  • a metal foil layer 40 is conventionally joined to the temporary adhesive layer 30 .
  • the metal foil layer 40 comprises gold-plated copper.
  • the metal foil layer 40 comprises copper without gold-plating.
  • a solder mask may be formed outwardly of the metal foil layer 40 and used to expose solder areas, which may then have gold or other suitable material applied to them.
  • the metal foil layer 40 may comprise any suitable conducting material without departing from the scope of the present invention.
  • the metal foil layer 40 may be about 5 ⁇ m (0.0002 inch) thick.
  • a mask (not illustrated in FIG. 1B ) is conventionally formed outwardly of the metal foil layer 40 .
  • the mask which comprises a material that is sensitive to light, is patterned through a process that generally includes photolithography and etching.
  • the mask forms a pattern that corresponds to circuit patterns to be formed in the metal foil layer 40 , with the material of the mask remaining over the metal foil layer 40 over portions corresponding to the circuit patterns.
  • the portion of the metal foil layer 40 that is exposed is removed by an etch process while the remaining portion of the metal foil layer 40 is protected by the mask.
  • the temporary adhesive layer 30 is selected to be unaffected or minimally influenced by a brief exposure to etchant.
  • the mask may then be removed with a resist stripping process, resulting in the circuit patterns being formed in the metal foil layer 40 . Top views of the structure 10 following this step are illustrated in FIGS. 3 A-B.
  • a plurality of integrated circuit dies, or chips, 50 are conventionally attached to the metal foil layer 40 with a permanent adhesive 60 either as matrixed groups of related dice or as individual dice arrayed in a matrix format.
  • the chips 50 may each comprise a microprocessor, a microcontroller, a memory device, an application-specific integrated circuit, or any other suitable device.
  • each means every one of at least a subset of the identified items.
  • the permanent adhesive 60 comprises a non-conductive material that will adhere to the metal foil layer 40 and to the chips 50 indefinitely.
  • the permanent adhesive 60 may comprise an epoxy, such as QMI 536, manufactured by Quantum Materials, Inc., or other suitable adhesive material.
  • bonding wires 70 are conventionally formed from the chips 50 to the metal foil layer 40 .
  • the bonding wires 70 may comprise a gold alloy or other suitable electrically conductive material.
  • the bonding wires 70 serve to couple bond pads on the chips 50 to specified metal traces in the circuit patterns in the metal foil layer 40 . Solder pads patterned in the specified metal traces may then be used to couple the specified areas of the chips 50 to a mating printed circuit board through solder balls or other suitable coupling means, as described below in connection with FIG. 1E .
  • a molding compound 80 is conventionally formed outwardly of the metal foil layer 40 and the chips 50 .
  • the molding compound 80 forms a rigid encasement that covers the metal foil layer 40 , the chips 50 , and the bonding wires 70 , thereby protecting the electrical connections between the chips 50 and the metal foil layer 40 .
  • the molding compound 80 may comprise any suitable insulative material, such as epoxy novolac thermoset plastic_EME 6600, manufactured by Sumitomo Bakelite Co., Ltd., or the like.
  • the chips 50 may be arrayed in a matrix of groups of related dice or in a matrix array of individual dice.
  • the temporary adhesive layer 30 is removed from the structure 10 , resulting in the removal of the temporary carrier 20 as well.
  • the temporary adhesive layer 30 may be removed by thermally softening the adhesive bond to the metal foil layer 40 and molding compound or by using any other suitable means.
  • the adhesive material of the temporary adhesive layer 30 can be selected so that the its adhesion to the temporary carrier 20 is greater than to the metal foil layer 40 or the molding compound 80 in a system analogous to liners used to temporarily transport labels or stickers.
  • solder balls may be attached to the structure 10 through the metal foil layer 40 opposite of and directly underneath each chip 50 in a convention known as “fan in,” as illustrated in FIG. 3A .
  • the solder balls are placed over the circular portion of the metal traces, and outside of the die area, as represented by the dashed-lines in the figure.
  • solder balls may be attached to the structure 10 through the metal foil layer 40 opposite of each chip 50 , but underneath an area surrounding the perimeter of the chip 50 in a convention know as “fan out,” as illustrated in FIG. 3B .
  • the coupling means used may be provided in any suitable manner without departing from the scope of the present invention.
  • the structure 10 provides a set of chips 50 without leadframes or carriers.
  • this leadframeless package structure 10 has a minimum material cost, is capable of more easily accommodating die size changes with minimum tooling cost for the patterning of one layer instead of multiple layers in a BGA substrate, has a reduced thickness due to the lack of leadframes or substrates, and provides a chip-scale package when the solder pads are arrayed approximately underneath the chip 50 .
  • FIGS. 2 A-B are schematic cross-sectional diagrams illustrating an alternate embodiment for the steps illustrated in FIGS. 1 D-E. Thus, referring to FIG. 2A , an alternate embodiment is illustrated for the steps of FIG. 1D .
  • bonding wires 70 are conventionally formed from the chips 50 to the metal foil layer 40 and a molding compound 80 is conventionally formed outwardly of the metal foil layer 40 and the chips 50 .
  • the molding compound 80 is absent from selected areas over the chips 50 such that a surface 90 of each chip 50 is exposed.
  • the molding compound 80 may be formed selectively over and around portions of each chip 50 in order to expose the surface 90 of each chip 50 .
  • the molding compound 80 is operable to cover the metal foil layer 40 , the areas of the chip 50 other than the exposed surface 90 , and the bonding wires 70 , thereby protecting the electrical connections between the chips 50 and the metal foil layer 40 .
  • the temporary adhesive layer 30 is removed from the structure 10 as described above in connection with FIG. 1E , resulting in the removal of the temporary carrier 20 as well.
  • the resulting structure 10 then comprises the exposed surfaces 90 of the chips 50 .
  • FIGS. 4 A-D are schematic top-view diagrams illustrating the leadframeless package structure 10 in accordance with multiple embodiments of the present invention.
  • the chips 50 may comprise the chips 50 illustrated in FIGS. 1 and 2 and may be formed in a leadframeless package structure 10 , as described above in connection with FIGS. 1 and 2 .
  • a discrete cavity is used to form a molded section 120 for each chip 50
  • a discrete cavity is used to form a molded section 130 for each of a plurality of a matrices of chips 50 .
  • Each matrix of chips 50 shares a single substrate and forms a multi-chip module.
  • the illustrated embodiment comprises four chips 50 in the multi-chip module, it will be understood that each multi-chip module may comprise any suitable number of chips 50 without departing from the scope of the present invention.
  • a single cavity is used to form a molded section 140 for each of a plurality of chips 50 .
  • the molded section 140 may be separated in order to form a molded section 140 a - e for each of the chips 50 in a process known as singulation.
  • the singulation may be accomplished by sawing apart the molded section 140 , by breaking apart the molded section 140 , or by any other suitable means.
  • a single cavity is used to form a molded section 150 for each of a plurality of a matrices of chips 50 .
  • Each matrix of chips 50 shares a single substrate and forms a multi-chip module.
  • the molded section 150 may be separated in order to form a molded section 150 a - d for each of the multi-chip modules by singulation. The singulation may be accomplished by sawing apart the molded section 150 , by breaking apart the molded section 150 , or by any other suitable means.
  • each multi-chip module may comprise any suitable number of chips 50 without departing from the scope of the present invention.
  • each molded section 150 may comprise any suitable number of multi-chip modules without departing from the scope of the present invention.

Abstract

A method for providing a leadframeless package structure is provided. The method includes providing a temporary carrier. The temporary carrier is coupled to a metal foil layer with a temporary adhesive layer. An integrated circuit chip is coupled to the metal foil layer. The temporary adhesive layer and the temporary carrier are removed to form the leadframeless package structure after molding.

Description

    TECHNICAL FIELD OF THE INVENTION
  • The present invention is directed in general to integrated circuits and, more specifically, to a leadframeless package structure and method.
    • BACKGROUND OF THE INVENTION
  • A conventional integrated circuit package generally comprises a leadframe made from 0.005-inch thick metal, an integrated circuit made of silicon, and a protective material to protect the electrical connections between the integrated circuit and the leadframe. The leadframe acts as an electrical and mechanical interface between the integrated circuit and the printed circuit board (PCB) on which the integrated circuit package is soldered. These packages are generally known as Dual-In-Line Package (DIP), Small Outline package (SO), or Quad Flat Package. (QFP). In the manufacturing of these packages with leadframes, heavy industrial tools such as stamping and forming are required. These tools are expansive and dedicated to one package size and pin count. A leadframeless package is highly desirable because it requires a minimum of dedicated tooling such as, for example, one photomask and one solder ball fixture.
  • Recent development of higher pin count packages has substituted the leadframe with a fiberglass material. These packages are generally known as Ball Grid Array (BGA). The fiberglass material has metal foils (0.0015-inch thick) on the top and bottom sides and conductor patterns are etched on both sides to connect the die to the PCB.
  • Conventional packaging options for high performance integrated circuit dice include the use of a substrate or leadframe as a carrier. These are normally incorporated D permanently in the final package structure. Disadvantages associated with these package structures include a limited ability to re-use the leadframe or substrate for another die. The leadframe or substrate becomes a fixed material cost for every package manufactured. The tooling for stamping the leadframe and the artwork for etching new substrates are quite substantial when there is a change in die size as the feature size of the integrated circuit is shrunk. In addition, the substrate or leadframe contributes to the thickness of the package structure, which is generally desired to be minimized. Also, when solder balls are used with the integrated circuit die, as in BGA packages, the width and depth of the package structure may be greater than desired due to the inclusion of the connections to the solder balls that are exterior to the area encompassed by the die.
    • SUMMARY OF THE INVENTION
  • In accordance with the present invention, a leadframeless package structure and method are provided that substantially eliminate or reduce disadvantages and problems associated with conventional systems and methods. In particular, a temporary carrier that is coupled to the structure during formation is removed after formation is complete, resulting in a structure without a leadframe.
  • According to one embodiment of the present invention, a leadframeless package structure is provided that includes a temporary carrier, a metal foil layer, an integrated circuit chip, a plurality of bonding wires, and a molding compound. After attaching the metal foil layer to the temporary adhesive/carrier system, the metal foil is patterned and etched (using conventional techniques commonly known in the PCB industry) to produce a set of planar electrical traces, die attach pads and bonding pads. The die is then attached (using conventional semiconductor assembly techniques) to the special die attach pad formed in the metal foil. Subsequently, conventional wirebond techniques are used to form electrical interconnects between the die and the electrical traces in the metal foil. Special pads are also provided in the metal foil for this purpose. Following a molding step, which encases the delicate wirebonds and die with a plastic which provides rigidity and protection, the temporary carrier portion is removed.
  • Technical advantages of one or more embodiments of the present invention include providing an improved leadframeless package structure. In a particular embodiment, a temporary carrier is coupled to the structure with a suitable adhesive layer during formation. The adhesive and carrier system are removed after molding. As a result, the chips attached to the structure have no leadframes or substrates. Accordingly, the leadframeless package structure has a reduced fixed cost of materials, is capable of accommodating large and small dice at minimum tooling cost, has a reduced thickness due to the absence of a carrier, and can provide a chip-scale package when second level interconnects (e.g., solder pads) are located within the approximate footprint of the die.
  • Other technical advantages will be readily apparent to one skilled in the art from the following figures, description, and claims.
  • Before undertaking the DETAILED DESCRIPTION OF THE INVENTION, it may be advantageous to set forth definitions of certain words and phrases used throughout this patent document: the terms “include” and “comprise,” as well as derivatives thereof, mean inclusion without limitation; the term “or,” is inclusive, meaning and/or; the phrases “associated with” and “associated therewith,” as well as derivatives thereof, may mean to include, be included within, interconnect with, contain, be contained within, connect to or with, couple to or with, be communicable with, cooperate with, interleave, juxtapose, be proximate to, be bound to or with, have, have a property of, or the like; and the term “controller” means any device, system or part thereof that controls at least one operation, such a device may be implemented in hardware, firmware or software, or some combination of at least two of the same. It should be noted that the functionality associated with any particular controller may be centralized or distributed, whether locally or remotely. Definitions for certain words and phrases are provided throughout this patent document, those of ordinary skill in the art should understand that in many, if not most instances, such definitions apply to prior, as well as future uses of such defined words and phrases.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present invention and its advantages, reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like reference numerals represent like parts, in which:
  • FIGS. 1A-E are a series of schematic cross-sectional diagrams illustrating a method for forming a leadframeless package structure in accordance with one embodiment of the present invention;
  • FIGS. 2A-B are schematic cross-sectional diagrams illustrating an alternate embodiment for the steps illustrated in FIGS. 1D-E; and
  • FIG. 3A is a schematic top-view diagram illustrating circuit patterns formed in the metal foil layer of FIG. 1 or 2 in accordance with one embodiment of the present invention;
  • FIG. 3B is a schematic top-view diagram illustrating circuit patterns formed in the metal foil layer of FIG. 1 or 2 in accordance with another embodiment of the present invention; and
  • FIGS. 4A-D are schematic top-view diagrams illustrating the leadframeless package structure of FIG. 1 or 2 in accordance with multiple embodiments of the present invention.
    • DETAILED DESCRIPTION OF THE INVENTION
  • FIGS. 1 through 4, discussed below, and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented for any suitably arranged leadframeless package structure.
  • Referring to FIG. 1A, an initial structure 10 for a leadframeless package structure comprises a temporary carrier 20 and a temporary adhesive layer 30. The temporary carrier 20 may comprise any rigid or semi-rigid material that is compatible with the chemical and thermal processes encountered in the normal semiconductor packaging assembly process which will serve as a base on which the leadframeless package structure may be formed. Examples of such materials would include conventional metals, such as stainless steel or aluminum, and high temperature plastics and plastic composites, such as laminate epoxy fiberglass.
  • The temporary adhesive layer 30 is formed over the temporary carrier 20. The temporary adhesive layer 30 may be formed by any suitable means. The temporary adhesive layer 30 comprises a material that may be removed from a metal layer without damage to the metal layer. For example, the temporary adhesive layer 30 may comprise silicone or other suitable adhesive material.
  • Referring to FIG. 1B, a metal foil layer 40 is conventionally joined to the temporary adhesive layer 30. According to one embodiment, the metal foil layer 40 comprises gold-plated copper. According to another embodiment, the metal foil layer 40 comprises copper without gold-plating. For this embodiment, after the metal foil layer 40 is patterned as described in more detail below, a solder mask may be formed outwardly of the metal foil layer 40 and used to expose solder areas, which may then have gold or other suitable material applied to them. However, it will be understood that the metal foil layer 40 may comprise any suitable conducting material without departing from the scope of the present invention. The metal foil layer 40 may be about 5 μm (0.0002 inch) thick.
  • A mask (not illustrated in FIG. 1B) is conventionally formed outwardly of the metal foil layer 40. The mask, which comprises a material that is sensitive to light, is patterned through a process that generally includes photolithography and etching. The mask forms a pattern that corresponds to circuit patterns to be formed in the metal foil layer 40, with the material of the mask remaining over the metal foil layer 40 over portions corresponding to the circuit patterns. The portion of the metal foil layer 40 that is exposed is removed by an etch process while the remaining portion of the metal foil layer 40 is protected by the mask. The temporary adhesive layer 30 is selected to be unaffected or minimally influenced by a brief exposure to etchant. The mask may then be removed with a resist stripping process, resulting in the circuit patterns being formed in the metal foil layer 40. Top views of the structure 10 following this step are illustrated in FIGS. 3A-B.
  • Referring to FIG. 1C, a plurality of integrated circuit dies, or chips, 50 are conventionally attached to the metal foil layer 40 with a permanent adhesive 60 either as matrixed groups of related dice or as individual dice arrayed in a matrix format. The chips 50 may each comprise a microprocessor, a microcontroller, a memory device, an application-specific integrated circuit, or any other suitable device. As used herein, “each” means every one of at least a subset of the identified items.
  • The permanent adhesive 60 comprises a non-conductive material that will adhere to the metal foil layer 40 and to the chips 50 indefinitely. For example, the permanent adhesive 60 may comprise an epoxy, such as QMI 536, manufactured by Quantum Materials, Inc., or other suitable adhesive material.
  • Referring to FIG. 1D, bonding wires 70 are conventionally formed from the chips 50 to the metal foil layer 40. The bonding wires 70 may comprise a gold alloy or other suitable electrically conductive material. The bonding wires 70 serve to couple bond pads on the chips 50 to specified metal traces in the circuit patterns in the metal foil layer 40. Solder pads patterned in the specified metal traces may then be used to couple the specified areas of the chips 50 to a mating printed circuit board through solder balls or other suitable coupling means, as described below in connection with FIG. 1E.
  • A molding compound 80 is conventionally formed outwardly of the metal foil layer 40 and the chips 50. The molding compound 80 forms a rigid encasement that covers the metal foil layer 40, the chips 50, and the bonding wires 70, thereby protecting the electrical connections between the chips 50 and the metal foil layer 40. The molding compound 80 may comprise any suitable insulative material, such as epoxy novolac thermoset plastic_EME 6600, manufactured by Sumitomo Bakelite Co., Ltd., or the like. The chips 50 may be arrayed in a matrix of groups of related dice or in a matrix array of individual dice. It is possible to overmold the entire array of dice or array of groups of dice at once using a single cavity or alternatively to overmold individual dice or individual groups of dice using a cavity for each group or unit. If the former method is used, the individual components will need to be singulated from the bulk group using conventional semiconductor assembly manufacturing techniques.
  • Referring to FIG. 1E, the temporary adhesive layer 30 is removed from the structure 10, resulting in the removal of the temporary carrier 20 as well. The temporary adhesive layer 30 may be removed by thermally softening the adhesive bond to the metal foil layer 40 and molding compound or by using any other suitable means. The adhesive material of the temporary adhesive layer 30 can be selected so that the its adhesion to the temporary carrier 20 is greater than to the metal foil layer 40 or the molding compound 80 in a system analogous to liners used to temporarily transport labels or stickers.
  • The resulting structure 10 may then be coupled to a printed circuit board (not illustrated in FIG. 1E) using solder balls or other suitable coupling means. According to one embodiment, solder balls may be attached to the structure 10 through the metal foil layer 40 opposite of and directly underneath each chip 50 in a convention known as “fan in,” as illustrated in FIG. 3A. In this configuration, the solder balls are placed over the circular portion of the metal traces, and outside of the die area, as represented by the dashed-lines in the figure. According to another embodiment, solder balls may be attached to the structure 10 through the metal foil layer 40 opposite of each chip 50, but underneath an area surrounding the perimeter of the chip 50 in a convention know as “fan out,” as illustrated in FIG. 3B. It will be understood, however, that the coupling means used may be provided in any suitable manner without departing from the scope of the present invention.
  • Thus, the structure 10 provides a set of chips 50 without leadframes or carriers. Thus, this leadframeless package structure 10 has a minimum material cost, is capable of more easily accommodating die size changes with minimum tooling cost for the patterning of one layer instead of multiple layers in a BGA substrate, has a reduced thickness due to the lack of leadframes or substrates, and provides a chip-scale package when the solder pads are arrayed approximately underneath the chip 50.
  • FIGS. 2A-B are schematic cross-sectional diagrams illustrating an alternate embodiment for the steps illustrated in FIGS. 1D-E. Thus, referring to FIG. 2A, an alternate embodiment is illustrated for the steps of FIG. 1D.
  • As described in connection with FIG. 1D, bonding wires 70 are conventionally formed from the chips 50 to the metal foil layer 40 and a molding compound 80 is conventionally formed outwardly of the metal foil layer 40 and the chips 50. However, for the embodiment illustrated in FIG. 2A, the molding compound 80 is absent from selected areas over the chips 50 such that a surface 90 of each chip 50 is exposed. For this embodiment, the molding compound 80 may be formed selectively over and around portions of each chip 50 in order to expose the surface 90 of each chip 50.
  • Thus, the molding compound 80 is operable to cover the metal foil layer 40, the areas of the chip 50 other than the exposed surface 90, and the bonding wires 70, thereby protecting the electrical connections between the chips 50 and the metal foil layer 40.
  • Referring to FIG. 2B, the temporary adhesive layer 30 is removed from the structure 10 as described above in connection with FIG. 1E, resulting in the removal of the temporary carrier 20 as well. The resulting structure 10 then comprises the exposed surfaces 90 of the chips 50.
  • FIGS. 4A-D are schematic top-view diagrams illustrating the leadframeless package structure 10 in accordance with multiple embodiments of the present invention. For each of the embodiments illustrated in FIGS. 4A-D, the chips 50 may comprise the chips 50 illustrated in FIGS. 1 and 2 and may be formed in a leadframeless package structure 10, as described above in connection with FIGS. 1 and 2.
  • For the embodiment illustrated in FIG. 4A, a discrete cavity is used to form a molded section 120 for each chip 50, while for the embodiment illustrated in FIG. 4B, a discrete cavity is used to form a molded section 130 for each of a plurality of a matrices of chips 50. Each matrix of chips 50 shares a single substrate and forms a multi-chip module. Although the illustrated embodiment comprises four chips 50 in the multi-chip module, it will be understood that each multi-chip module may comprise any suitable number of chips 50 without departing from the scope of the present invention.
  • For the embodiment illustrated in FIG. 4C, a single cavity is used to form a molded section 140 for each of a plurality of chips 50. After the molded section 140 is formed, the molded section 140 may be separated in order to form a molded section 140 a-e for each of the chips 50 in a process known as singulation. The singulation may be accomplished by sawing apart the molded section 140, by breaking apart the molded section 140, or by any other suitable means.
  • For the embodiment illustrated in FIG. 4D, a single cavity is used to form a molded section 150 for each of a plurality of a matrices of chips 50. Each matrix of chips 50 shares a single substrate and forms a multi-chip module. After the molded section 150 is formed, the molded section 150 may be separated in order to form a molded section 150 a-d for each of the multi-chip modules by singulation. The singulation may be accomplished by sawing apart the molded section 150, by breaking apart the molded section 150, or by any other suitable means.
  • Although the illustrated embodiment comprises four chips 50 in each multi-chip module, it will be understood that each multi-chip module may comprise any suitable number of chips 50 without departing from the scope of the present invention. In addition, although the illustrated embodiment comprises four multi-chip modules for the molded section 150, it will be understood that each molded section 150 may comprise any suitable number of multi-chip modules without departing from the scope of the present invention.
  • Although the present invention has been described with several embodiments, various changes and modifications may be suggested to one skilled in the art. It is intended that the present invention encompass such changes and modifications as fall within the scope of the appended claims.

Claims (22)

1-14. (canceled)
15. A leadframeless package structure, comprising:
a temporary carrier:
a metal foil layer;
a temporary adhesive coupling the temporary carrier and the metal foil layer;
an integrated circuit chip coupled to the metal foil layer;
a plurality of bonding wires, each bonding wire coupling a specified area of the chip to the metal foil layer; and
a molding compound formed outwardly of the metal foil layer, the bonding wires and the chip;
wherein the temporary adhesive when thermally softened allows the temporary carrier to be uncoupled from the metal foil layer, the temporary adhesive when thermally softened having an adhesion to the temporary carrier that is greater than an adhesion to at least one of: the metal foil layer and the molding compound.
16. (canceled)
17. The leadframeless package structure of claim 15, the temporary carrier comprising at least one of aluminum, stainless steel, and laminate epoxy fiberglass, and the temporary adhesive layer comprising silicone.
18. The leadframeless package structure of claim 15, further comprising a permanent adhesive coupling the chip to the metal foil layer.
19. The leadframeless package structure of claim 15, the metal foil layer comprising at least one of copper and gold-plated copper.
20. A leadframeless package structure comprising a multi-chip module, the multi-chip module comprising:
at least one temporary carrier:
at least one metal foil layer;
a temporary adhesive coupling the at least one temporary carrier and the at least one metal foil layer:
a plurality of integrated circuit chips:
a permanent adhesive coupling the integrated circuit chips to the at least one metal foil layer;
a plurality of bonding wires, each bonding wire coupling a specified area of one of the chips to one of the metal foil layers; and
a molding compound formed outwardly of the metal foil layers, the bonding wires and the chips;
wherein the temporary adhesive when thermally softened allows the at least one temporary carrier to be uncoupled from the at least one metal foil layer, the temporary adhesive when thermally softened having an adhesion to the at least one temporary carrier that is greater than an adhesion to at least one of: the at least one metal foil layer and the molding compound.
21. The leadframeless package structure of claim 18, wherein the permanent adhesive comprises an epoxy resin.
22. The leadframeless package structure of claim 15, wherein the temporary carrier comprises a rigid temporary carrier.
23. The leadframeless package structure of claim 15, wherein the metal foil layer is patterned and etched to form circuit patterns.
24. The leadframeless package structure of claim 15, wherein the plurality of bonding wires couple bond pads on the chip to the metal foil layer.
25. The leadframeless package structure of claim 15, wherein the molding compound is selectively formed over and around portions of the chip to expose a surface of the chip.
26. The leadframeless package structure of claim 20, wherein the at least one temporary carrier comprises at least one rigid temporary carrier.
27. The leadframeless package structure of claim 20, wherein the at least one temporary carrier comprises at least one of aluminum, stainless steel, and laminate epoxy fiberglass, and the temporary adhesive layer comprises silicone.
28. The leadframeless package structure of claim 20, wherein the at least one metal foil layer comprises at least one of copper and gold-plated copper.
29. The leadframeless package structure of claim 20, wherein the permanent adhesive comprises an epoxy resin.
30. The leadframeless package structure of claim 20, wherein the at least one metal foil layer is patterned and etched to form circuit patterns.
31. The leadframeless package structure of claim 20, wherein the plurality of bonding wires couple bond pads on the chips to the at least one metal foil layer.
32. The leadframeless package structure of claim 20, wherein the molding compound is selectively formed over and around portions of at least one of the chips to expose a surface of at least one of the chips.
33. A leadframeless package structure, comprising:
a rigid temporary carrier;
a metal foil layer coupled to the rigid temporary carrier by a temporary adhesive;
an integrated circuit chip coupled to the metal foil layer;
a plurality of bonding wires each coupling the chip to the metal foil layer; and
a molding compound formed outwardly of the metal foil layer, the bonding wires and the chip;
wherein the temporary adhesive is capable of allowing the rigid temporary carrier to be uncoupled from the metal foil layer, the temporary adhesive further capable of adhering more to the rigid temporary carrier than to the metal foil layer and the molding compound when the rigid temporary carrier is uncoupled from the metal foil layer.
34. The leadframeless package structure of claim 33, wherein the temporary adhesive when thermally softened has an adhesion to the temporary carrier that is greater than an adhesion to at least one of: the metal foil layer and the molding compound.
35. The leadframeless package structure of claim 33, wherein the molding compound is selectively formed over and around portions of the chip to expose a surface of the chip.
US11/410,501 2002-07-26 2006-04-25 Leadframeless package structure and method Abandoned US20060261450A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/410,501 US20060261450A1 (en) 2002-07-26 2006-04-25 Leadframeless package structure and method

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/205,692 US6769174B2 (en) 2002-07-26 2002-07-26 Leadframeless package structure and method
US10/835,419 US20040200062A1 (en) 2002-07-26 2004-04-29 Leadframeless package structure and method
US11/410,501 US20060261450A1 (en) 2002-07-26 2006-04-25 Leadframeless package structure and method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/835,419 Continuation US20040200062A1 (en) 2002-07-26 2004-04-29 Leadframeless package structure and method

Publications (1)

Publication Number Publication Date
US20060261450A1 true US20060261450A1 (en) 2006-11-23

Family

ID=30770126

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/205,692 Expired - Lifetime US6769174B2 (en) 2002-07-26 2002-07-26 Leadframeless package structure and method
US10/835,419 Abandoned US20040200062A1 (en) 2002-07-26 2004-04-29 Leadframeless package structure and method
US11/410,501 Abandoned US20060261450A1 (en) 2002-07-26 2006-04-25 Leadframeless package structure and method

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10/205,692 Expired - Lifetime US6769174B2 (en) 2002-07-26 2002-07-26 Leadframeless package structure and method
US10/835,419 Abandoned US20040200062A1 (en) 2002-07-26 2004-04-29 Leadframeless package structure and method

Country Status (1)

Country Link
US (3) US6769174B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140134797A1 (en) * 2012-11-13 2014-05-15 Siliconware Precision Industries Co., Ltd. Method for fabricating semiconductor package
US20140252577A1 (en) * 2013-03-05 2014-09-11 Infineon Technologies Austria Ag Chip carrier structure, chip package and method of manufacturing the same

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005091353A1 (en) * 2004-02-26 2005-09-29 Infineon Technologies Ag A non-leaded semiconductor package and a method to assemble the same
WO2006090199A1 (en) * 2005-02-28 2006-08-31 Infineon Technologies Ag Semiconductor package, a panel and methods of assembling the same
WO2006105586A1 (en) * 2005-04-04 2006-10-12 Commonwealth Scientific And Industrial Research Organisation A method for producing a multi component electronic module and a module produced by the method
US9627420B2 (en) * 2008-02-08 2017-04-18 Carestream Health, Inc. Method for forming an electronic device on a flexible substrate supported by a detachable carrier
US8375577B2 (en) * 2008-06-04 2013-02-19 National Semiconductor Corporation Method of making foil based semiconductor package
US20100084748A1 (en) * 2008-06-04 2010-04-08 National Semiconductor Corporation Thin foil for use in packaging integrated circuits
US7836586B2 (en) * 2008-08-21 2010-11-23 National Semiconductor Corporation Thin foil semiconductor package
US20100127380A1 (en) * 2008-11-26 2010-05-27 Manolito Galera Leadframe free leadless array semiconductor packages
US8101470B2 (en) * 2009-09-30 2012-01-24 National Semiconductor Corporation Foil based semiconductor package
TWI429043B (en) 2010-04-26 2014-03-01 Advance Materials Corp Circuit board structure, packaging structure and method for making the same
TW201138047A (en) * 2010-04-26 2011-11-01 Advance Materials Corp Circuit board structure, packaging structure and method for making the same
US9673131B2 (en) * 2013-04-09 2017-06-06 Intel Corporation Integrated circuit package assemblies including a glass solder mask layer
US10566309B2 (en) * 2016-10-04 2020-02-18 Infineon Technologies Ag Multi-purpose non-linear semiconductor package assembly line
US10128169B1 (en) 2017-05-12 2018-11-13 Stmicroelectronics, Inc. Package with backside protective layer during molding to prevent mold flashing failure
CN113286440B (en) * 2020-02-19 2022-09-02 何崇文 Lead frame and manufacturing method thereof
DE102020110896A1 (en) 2020-04-22 2021-10-28 Infineon Technologies Ag Electronic component with a semiconductor chip, which has a low-resistance part with an active area and a high-resistance part on a dielectric layer
DE102021103369A1 (en) 2021-02-12 2022-08-18 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung SEMICONDUCTOR DEVICE AND METHOD OF PRODUCTION THEREOF

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5138115A (en) * 1990-10-12 1992-08-11 Atmel Corporation Carrierles surface mounted integrated circuit die
US5218759A (en) * 1991-03-18 1993-06-15 Motorola, Inc. Method of making a transfer molded semiconductor device
US5480503A (en) * 1993-12-30 1996-01-02 International Business Machines Corporation Process for producing circuitized layers and multilayer ceramic sub-laminates and composites thereof
US5620928A (en) * 1995-05-11 1997-04-15 National Semiconductor Corporation Ultra thin ball grid array using a flex tape or printed wiring board substrate and method
US6130473A (en) * 1998-04-02 2000-10-10 National Semiconductor Corporation Lead frame chip scale package
US6247229B1 (en) * 1999-08-25 2001-06-19 Ankor Technology, Inc. Method of forming an integrated circuit device package using a plastic tape as a base
US20020027010A1 (en) * 1999-08-25 2002-03-07 Glenn Thomas P. Plastic integrated circuit device package having exposed lead surface
US6429508B1 (en) * 2000-08-09 2002-08-06 Kostat Semiconductor Co., Ltd. Semiconductor package having implantable conductive lands and method for manufacturing the same
US6501661B1 (en) * 2001-12-21 2002-12-31 Motorola, Inc. Electronic control unit
US6507514B1 (en) * 2001-10-10 2003-01-14 Integrated Memory Technologies, Inc. Integrated circuit memory chip for use in single or multi-chip packaging

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5521427A (en) * 1992-12-18 1996-05-28 Lsi Logic Corporation Printed wiring board mounted semiconductor device having leadframe with alignment feature
US6404048B2 (en) * 1998-09-03 2002-06-11 Micron Technology, Inc. Heat dissipating microelectronic package
US6429513B1 (en) * 2001-05-25 2002-08-06 Amkor Technology, Inc. Active heat sink for cooling a semiconductor chip
SG111919A1 (en) * 2001-08-29 2005-06-29 Micron Technology Inc Packaged microelectronic devices and methods of forming same
US20050156322A1 (en) * 2001-08-31 2005-07-21 Smith Lee J. Thin semiconductor package including stacked dies

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5138115A (en) * 1990-10-12 1992-08-11 Atmel Corporation Carrierles surface mounted integrated circuit die
US5218759A (en) * 1991-03-18 1993-06-15 Motorola, Inc. Method of making a transfer molded semiconductor device
US5480503A (en) * 1993-12-30 1996-01-02 International Business Machines Corporation Process for producing circuitized layers and multilayer ceramic sub-laminates and composites thereof
US5620928A (en) * 1995-05-11 1997-04-15 National Semiconductor Corporation Ultra thin ball grid array using a flex tape or printed wiring board substrate and method
US6130473A (en) * 1998-04-02 2000-10-10 National Semiconductor Corporation Lead frame chip scale package
US6247229B1 (en) * 1999-08-25 2001-06-19 Ankor Technology, Inc. Method of forming an integrated circuit device package using a plastic tape as a base
US20020027010A1 (en) * 1999-08-25 2002-03-07 Glenn Thomas P. Plastic integrated circuit device package having exposed lead surface
US20020100165A1 (en) * 2000-02-14 2002-08-01 Amkor Technology, Inc. Method of forming an integrated circuit device package using a temporary substrate
US6429508B1 (en) * 2000-08-09 2002-08-06 Kostat Semiconductor Co., Ltd. Semiconductor package having implantable conductive lands and method for manufacturing the same
US6507514B1 (en) * 2001-10-10 2003-01-14 Integrated Memory Technologies, Inc. Integrated circuit memory chip for use in single or multi-chip packaging
US6501661B1 (en) * 2001-12-21 2002-12-31 Motorola, Inc. Electronic control unit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140134797A1 (en) * 2012-11-13 2014-05-15 Siliconware Precision Industries Co., Ltd. Method for fabricating semiconductor package
CN103811360A (en) * 2012-11-13 2014-05-21 矽品精密工业股份有限公司 Method for manufacturing semiconductor package
TWI500090B (en) * 2012-11-13 2015-09-11 矽品精密工業股份有限公司 Method of forming semiconductor package
US20140252577A1 (en) * 2013-03-05 2014-09-11 Infineon Technologies Austria Ag Chip carrier structure, chip package and method of manufacturing the same
US9824958B2 (en) * 2013-03-05 2017-11-21 Infineon Technologies Austria Ag Chip carrier structure, chip package and method of manufacturing the same

Also Published As

Publication number Publication date
US20040200062A1 (en) 2004-10-14
US6769174B2 (en) 2004-08-03
US20040017668A1 (en) 2004-01-29

Similar Documents

Publication Publication Date Title
US20060261450A1 (en) Leadframeless package structure and method
US7350293B2 (en) Low profile ball-grid array package for high power
US7019406B2 (en) Thermally enhanced semiconductor package
US6294100B1 (en) Exposed die leadless plastic chip carrier
US6507096B2 (en) Tape having implantable conductive lands for semiconductor packaging process and method for manufacturing the same
US7863757B2 (en) Methods and systems for packaging integrated circuits
US7064429B2 (en) Electronic package having integrated cooling element with clearance for engaging package
US20110147930A1 (en) Semiconductor Component of Semiconductor Chip Size with Flip-Chip-Like External Contacts
US20030001281A1 (en) Stacked chip package having upper chip provided with trenches and method of manufacturing the same
US20020089053A1 (en) Package having array of metal pegs linked by printed circuit lines
US8105876B2 (en) Leadframe for leadless package, structure and manufacturing method using the same
US7410830B1 (en) Leadless plastic chip carrier and method of fabricating same
JPH0669402A (en) Printed-circuit board and its manufacture
JP2002064226A (en) Light source
JP2010517303A (en) Wafer level CSP package concept
US20040253763A1 (en) Integrated circuit package with leadframe locked encapsulation and method of manufacture therefor
US20050224954A1 (en) Thermal dissipation in integrated circuit systems
US20230352373A1 (en) Three dimensional package for semiconductor devices and external components
US20090042339A1 (en) Packaged integrated circuits and methods to form a packaged integrated circuit
US9761570B1 (en) Electronic component package with multple electronic components
CN116097400A (en) Multilayer semiconductor package with stacked passive components
US20060024944A1 (en) Metal pad of semiconductor device and method for bonding the metal pad
KR102365004B1 (en) Semiconductor package and a method of manufacturing the same
KR100520443B1 (en) Chip scale package and its manufacturing method
KR100456815B1 (en) Semiconductor package and method for attaching chip

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION