US20070004229A1 - Lamination of organic semiconductors - Google Patents
Lamination of organic semiconductors Download PDFInfo
- Publication number
- US20070004229A1 US20070004229A1 US11/493,050 US49305006A US2007004229A1 US 20070004229 A1 US20070004229 A1 US 20070004229A1 US 49305006 A US49305006 A US 49305006A US 2007004229 A1 US2007004229 A1 US 2007004229A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- substrate
- donor
- lamination
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
- H10K71/18—Deposition of organic active material using non-liquid printing techniques, e.g. thermal transfer printing from a donor sheet
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
- H10K71/16—Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/50—Forming devices by joining two substrates together, e.g. lamination techniques
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
- H10K85/113—Heteroaromatic compounds comprising sulfur or selene, e.g. polythiophene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/60—Organic compounds having low molecular weight
- H10K85/615—Polycyclic condensed aromatic hydrocarbons, e.g. anthracene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/60—Organic compounds having low molecular weight
- H10K85/649—Aromatic compounds comprising a hetero atom
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/17—Surface bonding means and/or assemblymeans with work feeding or handling means
- Y10T156/1702—For plural parts or plural areas of single part
- Y10T156/1705—Lamina transferred to base from adhered flexible web or sheet type carrier
Definitions
- the present invention relates to a process for the fabrication of thin film electronic devices in which the semiconductor portion of the device is deposited by lamination from a donor substrate on to a receiver substrate.
- the donor or the substrate may include other elements of the device, such as conductors or dielectrics.
- This dry lamination process is useful for fabricating devices such as transistors or light-emitting devices on flexible, polymer substrates, which require low temperature fabrication processes.
- Japanese Patent 2002236286 discloses a colored organic film used as a layer insulation membrane, which is laminated.
- U.S. Pat. No. 6,197,663 discloses a thin film transistor formed by laminating two substrates together. An interconnect structure is transferred during the lamination. An organic semiconductor is not transferred.
- the present invention describes a process where the semiconductor of a thin film device is transferred to a substrate by lamination as defined herein.
- the present invention concerns a process comprising:
- the present invention also includes the above process where the receiver substrate is a flexible polymer.
- the present invention further describes an electronic device comprising a semiconductor laminated on a receiver substrate.
- the present invention further describes an electronic device comprising a semiconductor laminated on a receiver substrate where the electronic device is a transistor.
- the present invention also includes the transistor described above where the substrate is a flexible polymer.
- FIG. 1 illustrates an organic polymer semiconductor deposited on a donor sheet.
- FIG. 2 depicts the donor sheet oriented for lamination with a substrate containing transistor elements.
- FIG. 3 shows a micrograph of a laminated organic polymer semiconductor on a substrate.
- FIG. 4 shows the transistor characteristics of a transistor with a laminated organic semiconductor of ⁇ , ⁇ ′-bis-4-(n-hexyl) phenyl bitiophene (6PTTP6).
- FIG. 5 shows the transistor characteristics of a transistor with a laminated organic polymer semiconductor of polythiophene.
- FIG. 6 compares the transistor characteristics of laminated and evaporated pentacene.
- FIG. 7 further compares the transistor characteristics of laminated and evaporated pentacene.
- a thin film field effect transistor herein consists of a semiconductor material between a source and a drain electrode.
- the source and the drain electrodes and the semiconductor are electrically insulated from a third, gate, electrode by a dielectric layer.
- Numerous low temperature printing processes have been developed to apply the conductive electrodes to polymer substrates. These include lithography, laser printing, micro contact printing and ink jet printing.
- the objective of the present invention is to provide a low temperature, ambient pressure method of depositing a semiconductor during the fabrication of a thin film transistor.
- organic semiconductors such as pentacene, alpha, alpha′-bis-4(n-hexyl)phenyl bitiophene or polythiophene can be deposited on a flexible donor substrate.
- the donor substrate is the material on which the semiconductor is initially deposited prior to lamination with the desired receiver substrate.
- the receiver substrate is frequently patterned with other elements of an electronic device such as sources and drains of a field effect transistor. Deposition can be accomplished through evaporation, spin casting or drop casting. Evaporation of the semiconductor on to the donor substrate may be performed in a vacuum chamber.
- the donor substrate may be sheets of Teflon, Mylar, Kapton, or similar materials. Some donor substrates may contain additional intermediate layers to facilitate the semiconductor film formation or release, or to improve the conformal coverage of the receiver substrate.
- the donor substrate is positioned relative to the flexible polymer substrate with the semiconductor deposit situated between the flexible polymer substrate and the transfer substrate.
- the receiver substrate may be already patterned with other elements of the thin film transistor.
- the gate electrode may be deposited directly on the flexible polymer substrate and then covered with a dielectric layer.
- the organic polymer semiconductor is then laminated over the dielectric.
- lamination it is meant that a layer of transferable material deposited on a donor substrate will be pressed against a receiver substrate at a desired temperature such that the transferable material adheres to the receiver substrate. There is no motion of the donor substrate in the plane of contact with the receiver substrate.
- the source and drain electrodes are deposited on the semiconductor layer. Alternatively, the source and drain may be deposited directly on the donor substrate. The semiconductor is then laminated over the source and drain. A dielectric layer is then deposited over the semiconductor and a gate electrode is deposited over the dielectric.
- the semiconductor deposition via lamination presents several advantages over the direct deposition onto a substrate.
- applying the solvent on to a donor sheet first resolves all the chemical compatibility issues between different layers of the transistor, since by the time the semiconductor is ready for lamination, all the solvents have evaporated.
- This technique also allows for a preparation of a smaller size donor sheet that can be partitioned to cover a large area electronic panel.
- the latter feature of lamination can be critical when semiconductors need to be evaporated in a vacuum chamber: the size of the vacuum chamber does not limit the size of the electronic panel. Spin coating of large areas can also be challenging, and lamination again decouples the size of the donor and the size of the electronic circuits being built.
- the intermediate step of preparing a donor sheet allows for preparation of semiconductors in a different facility and at a different time than the final device, which can be a feature if solvents or vacuum chambers have different requirements than the semiconductor assembly facility.
- This example describes how to laminate a semiconductor by coating a donor with a drop of organic semiconductor solution.
- a sheet of Teflon paper 11 was placed on a 120° C. hot plate inside a glove box.
- a few drops of ⁇ , ⁇ ′-bis-4-(n-hexyl) phenyl bitiophene (6PTTP6) semiconductor in chloroform were placed on the Teflon.
- the drops were allowed to dry on the hotplate for a few minutes, resulting in circular patterns of semiconductor with thicker edges where most of the solution agglomerated.
- the donor was removed from the hotplate and left at room temperature for 30 minutes.
- the drop of 6PTTP6 dried unevenly, leaving a ring pattern 10 as depicted in FIG. 1 .
- the donor sheet 11 was then pressed in a laminator onto a Si wafer patterned with a gate electrode 15 , dielectric 12 , and source 13 /drain 14 pair.
- the laminator press (not shown) consist of two iron plates which were warmed to 85° C. and pressed together with a force of 1 to 10 kilopounds.
- FIG. 2 illustrates the orientation of the donor substrate and the dried semiconductor relative to the electrode elements of a transister. The donor was then peeled-off. The semiconductor remained on the Si-wafer thereby completeing the transistor.
- a Micrograph of the device achieved using a “laminated semiconductor” is shown in FIG. 3 .
- the area surrounding the transistor was scratched to reduce the leakage.
- the sample current-voltage characteristic obtained from this device is shown as FIG. 4 , where the gate voltage was swept from 0 to ⁇ 60V.
- the resulting mobilities are ⁇ 10 ⁇ 7 cm 2 /Vs.
- This example describes the lamination of a semiconductor by spin-coating the semiconductor onto the donor sheet.
- a sample of polythiophene (Aldrich) dissolved in toluene was spin-coated onto a Mylar/Elvax/Cronar/Latex donor. The coating was done inside a glove-box, at room temperature and a speed of 1000 rpm for 1 minute. The coated donor was then laminated onto a Si-based gate/dielectric/source-drain structure, completing the transistor by the transfer of a semiconductor.
- the lamination was performed at 2 klb pressure at 85° C. During lamination, only the semiconductor was transferred from the donor sheet to the Si-chip. The resulting transistor had mobilities as high as 10 ⁇ 3 cm 2 /Vs: The current voltage characteristics are shown in FIG. 5 .
- a Mylar/Elvax/Latex donor sheet was placed in a thermal evaporator. Pentacene was evaporated at a pressure of 10 ⁇ 7 Torr at a rate of ⁇ 0.02 nm/sec.
- a Si-chip containing a gate/dielectic/source-drain structure was placed together with the donor sheet. Approximately 1200 nm of pentacene was deposited at room temperature.
- the donor sheet was laminated onto a Si-chip identical to the control sample, at 85° C. and 2 klb. The pentacene was transferred onto the chip but the dielectric (latex) was not.
- FIG. 6 The results of the laminated pentacene as compared to the evaporated pentacene are shown as FIG. 6 .
- the mobilities decreased with lamination as compared to evaporation.
- the threshold voltage increased, but the on/off ratios of the transistors remained the same or improved, as shown in FIG. 7 .
- the evaporated pentacene is the upper curve.
- the on/off current ratio is 2 ⁇ 10 3 .
- the lower curve of FIG. 7 is laminated pentacene.
- the on/off ration is 10 5 .
Abstract
Low temperature, ambient pressure processes are desired for fabrication of transistors on flexible polymer substrates. Lamination of semiconductors is such a process. The semiconductor is deposited on a donor substrate. The donor is positioned over a receiver substrate, which may be patterned with additional transistor elements. The semiconductor is transferred from the donor to the receiver by lamination.
Description
- The present invention relates to a process for the fabrication of thin film electronic devices in which the semiconductor portion of the device is deposited by lamination from a donor substrate on to a receiver substrate. The donor or the substrate may include other elements of the device, such as conductors or dielectrics. This dry lamination process is useful for fabricating devices such as transistors or light-emitting devices on flexible, polymer substrates, which require low temperature fabrication processes.
- Most active electronics today is done using silicon integrated circuit (IC) technology on crystalline or on other hard surfaces. In recent years, lower cost paths than silicon IC processes have been emerging. Thin film transistors can be fabricated with low-cost flexible plastics as a substrate using low temperature processes. Combining flexible substrates with low cost continuous printing methods is a goal that would allow for the production of inexpensive or large applications that IC silicon technology cannot deliver. Examples of products that would benefit with low cost flexible electronics are disposable tags, sensors or flexible displays. The use of polymer substrates dictates that the thin film transistor fabrication processes operate at low temperature. Additionally, it is desired that transistor fabrication processes operate at ambient pressure so that large areas of polymer substrate can be processed without introduction into a vacuum chamber.
- Japanese Patent 2002236286 discloses a colored organic film used as a layer insulation membrane, which is laminated. U.S. Pat. No. 6,197,663 discloses a thin film transistor formed by laminating two substrates together. An interconnect structure is transferred during the lamination. An organic semiconductor is not transferred. In contrast, the present invention describes a process where the semiconductor of a thin film device is transferred to a substrate by lamination as defined herein.
- The present invention concerns a process comprising:
-
- a) depositing an organic semiconductor on a donor substrate;
- b) laminating the organic semiconductor on the donor substrate with a receiver substrate; and
- c) removing the donor substrate.
- The present invention also includes the above process where the receiver substrate is a flexible polymer.
- The present invention further describes an electronic device comprising a semiconductor laminated on a receiver substrate.
- The present invention further describes an electronic device comprising a semiconductor laminated on a receiver substrate where the electronic device is a transistor.
- The present invention also includes the transistor described above where the substrate is a flexible polymer.
-
FIG. 1 illustrates an organic polymer semiconductor deposited on a donor sheet. -
FIG. 2 depicts the donor sheet oriented for lamination with a substrate containing transistor elements. -
FIG. 3 shows a micrograph of a laminated organic polymer semiconductor on a substrate. -
FIG. 4 shows the transistor characteristics of a transistor with a laminated organic semiconductor of α,α′-bis-4-(n-hexyl) phenyl bitiophene (6PTTP6). -
FIG. 5 shows the transistor characteristics of a transistor with a laminated organic polymer semiconductor of polythiophene. -
FIG. 6 compares the transistor characteristics of laminated and evaporated pentacene. -
FIG. 7 further compares the transistor characteristics of laminated and evaporated pentacene. - A thin film field effect transistor herein consists of a semiconductor material between a source and a drain electrode. The source and the drain electrodes and the semiconductor are electrically insulated from a third, gate, electrode by a dielectric layer. Numerous low temperature printing processes have been developed to apply the conductive electrodes to polymer substrates. These include lithography, laser printing, micro contact printing and ink jet printing. The objective of the present invention is to provide a low temperature, ambient pressure method of depositing a semiconductor during the fabrication of a thin film transistor.
- In the present invention, organic semiconductors such as pentacene, alpha, alpha′-bis-4(n-hexyl)phenyl bitiophene or polythiophene can be deposited on a flexible donor substrate. The donor substrate is the material on which the semiconductor is initially deposited prior to lamination with the desired receiver substrate. The receiver substrate is frequently patterned with other elements of an electronic device such as sources and drains of a field effect transistor. Deposition can be accomplished through evaporation, spin casting or drop casting. Evaporation of the semiconductor on to the donor substrate may be performed in a vacuum chamber. Spin casting or drop casting involve the dissolution of the semiconductor in a solvent, application of the resulting solution to the donor substrate, and evaporation of the solvent, leaving a film of semiconductor on the donor substrate. The donor substrate may be sheets of Teflon, Mylar, Kapton, or similar materials. Some donor substrates may contain additional intermediate layers to facilitate the semiconductor film formation or release, or to improve the conformal coverage of the receiver substrate.
- After semiconductor deposition on the donor substrate, the donor substrate is positioned relative to the flexible polymer substrate with the semiconductor deposit situated between the flexible polymer substrate and the transfer substrate. At this point, the receiver substrate may be already patterned with other elements of the thin film transistor. Two arrangements are particularly convenient. In the first arrangement, the gate electrode may be deposited directly on the flexible polymer substrate and then covered with a dielectric layer. The organic polymer semiconductor is then laminated over the dielectric. By lamination, it is meant that a layer of transferable material deposited on a donor substrate will be pressed against a receiver substrate at a desired temperature such that the transferable material adheres to the receiver substrate. There is no motion of the donor substrate in the plane of contact with the receiver substrate. Finally, the source and drain electrodes are deposited on the semiconductor layer. Alternatively, the source and drain may be deposited directly on the donor substrate. The semiconductor is then laminated over the source and drain. A dielectric layer is then deposited over the semiconductor and a gate electrode is deposited over the dielectric.
- The semiconductor deposition via lamination presents several advantages over the direct deposition onto a substrate. In the case of solution deposition, applying the solvent on to a donor sheet first resolves all the chemical compatibility issues between different layers of the transistor, since by the time the semiconductor is ready for lamination, all the solvents have evaporated. This technique also allows for a preparation of a smaller size donor sheet that can be partitioned to cover a large area electronic panel. The latter feature of lamination can be critical when semiconductors need to be evaporated in a vacuum chamber: the size of the vacuum chamber does not limit the size of the electronic panel. Spin coating of large areas can also be challenging, and lamination again decouples the size of the donor and the size of the electronic circuits being built. It may also be possible to have a donor sheet that can withstand higher temperatures than the substrate, and thus semiconductor lamination opens up opportunities in flexible electronics to materials that require high temperature annealing, such as amorphous Si. Finally, the intermediate step of preparing a donor sheet allows for preparation of semiconductors in a different facility and at a different time than the final device, which can be a feature if solvents or vacuum chambers have different requirements than the semiconductor assembly facility.
- This example describes how to laminate a semiconductor by coating a donor with a drop of organic semiconductor solution.
- A sheet of
Teflon paper 11 was placed on a 120° C. hot plate inside a glove box. A few drops of α,α′-bis-4-(n-hexyl) phenyl bitiophene (6PTTP6) semiconductor in chloroform were placed on the Teflon. The drops were allowed to dry on the hotplate for a few minutes, resulting in circular patterns of semiconductor with thicker edges where most of the solution agglomerated. After about 5 minutes the donor was removed from the hotplate and left at room temperature for 30 minutes. The drop of 6PTTP6 dried unevenly, leaving aring pattern 10 as depicted inFIG. 1 . Thedonor sheet 11 was then pressed in a laminator onto a Si wafer patterned with agate electrode 15,dielectric 12, and source 13/drain 14 pair. The laminator press (not shown) consist of two iron plates which were warmed to 85° C. and pressed together with a force of 1 to 10 kilopounds.FIG. 2 illustrates the orientation of the donor substrate and the dried semiconductor relative to the electrode elements of a transister. The donor was then peeled-off. The semiconductor remained on the Si-wafer thereby completeing the transistor. A Micrograph of the device achieved using a “laminated semiconductor” is shown inFIG. 3 . - The area surrounding the transistor was scratched to reduce the leakage. The sample current-voltage characteristic obtained from this device is shown as
FIG. 4 , where the gate voltage was swept from 0 to −60V. The resulting mobilities are ˜10−7 cm2/Vs. - This example describes the lamination of a semiconductor by spin-coating the semiconductor onto the donor sheet. A sample of polythiophene (Aldrich) dissolved in toluene was spin-coated onto a Mylar/Elvax/Cronar/Latex donor. The coating was done inside a glove-box, at room temperature and a speed of 1000 rpm for 1 minute. The coated donor was then laminated onto a Si-based gate/dielectric/source-drain structure, completing the transistor by the transfer of a semiconductor. The lamination was performed at 2 klb pressure at 85° C. During lamination, only the semiconductor was transferred from the donor sheet to the Si-chip. The resulting transistor had mobilities as high as 10−3 cm2/Vs: The current voltage characteristics are shown in
FIG. 5 . - This is an example of lamination of a semiconductor where the semiconductor donor was prepared by evaporation. A Mylar/Elvax/Latex donor sheet was placed in a thermal evaporator. Pentacene was evaporated at a pressure of 10−7 Torr at a rate of ˜0.02 nm/sec. As a control, a Si-chip containing a gate/dielectic/source-drain structure was placed together with the donor sheet. Approximately 1200 nm of pentacene was deposited at room temperature. The donor sheet was laminated onto a Si-chip identical to the control sample, at 85° C. and 2 klb. The pentacene was transferred onto the chip but the dielectric (latex) was not. The results of the laminated pentacene as compared to the evaporated pentacene are shown as
FIG. 6 . The mobilities decreased with lamination as compared to evaporation. The threshold voltage increased, but the on/off ratios of the transistors remained the same or improved, as shown inFIG. 7 . InFIG. 7 , the evaporated pentacene is the upper curve. The on/off current ratio is 2×103. The lower curve ofFIG. 7 is laminated pentacene. The on/off ration is 105.
Claims (9)
1. (canceled)
2. (canceled)
3. An electronic device comprising an organic semiconductor laminated on a receiver substrate.
4. The electronic device of claim 3 where the device is a transistor.
5. The electronic device of claim 3 where the receiver substrate is a flexible polymer.
6. The electronic device of claim 4 where the receiver substrate is a flexible polymer.
7. An electronic device comprising at least one drop of a dried solution of an organic semiconductor wherein the drop was laminated on a receiver substrate.
8. The electronic device of claim 7 wherein the receiver substrate is a flexible polymer.
9. The electronic device of claim 7 wherein the organic semiconductor is selected from pentacene, alpha, alpha′-bis-4(n-hexyl)phenyl bitiophene and polythiophene.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/493,050 US20070004229A1 (en) | 2003-07-22 | 2006-07-26 | Lamination of organic semiconductors |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US48933003P | 2003-07-22 | 2003-07-22 | |
US50168703P | 2003-09-10 | 2003-09-10 | |
US10/895,599 US7105462B2 (en) | 2003-07-22 | 2004-07-21 | Lamination of organic semiconductor |
US11/493,050 US20070004229A1 (en) | 2003-07-22 | 2006-07-26 | Lamination of organic semiconductors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/895,599 Division US7105462B2 (en) | 2003-07-22 | 2004-07-21 | Lamination of organic semiconductor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070004229A1 true US20070004229A1 (en) | 2007-01-04 |
Family
ID=34107798
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/895,599 Expired - Fee Related US7105462B2 (en) | 2003-07-22 | 2004-07-21 | Lamination of organic semiconductor |
US11/493,050 Abandoned US20070004229A1 (en) | 2003-07-22 | 2006-07-26 | Lamination of organic semiconductors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/895,599 Expired - Fee Related US7105462B2 (en) | 2003-07-22 | 2004-07-21 | Lamination of organic semiconductor |
Country Status (5)
Country | Link |
---|---|
US (2) | US7105462B2 (en) |
EP (1) | EP1647063A2 (en) |
JP (1) | JP2006528430A (en) |
KR (1) | KR20060063903A (en) |
WO (1) | WO2005011016A2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8138075B1 (en) | 2006-02-06 | 2012-03-20 | Eberlein Dietmar C | Systems and methods for the manufacture of flat panel devices |
US9583426B2 (en) | 2014-11-05 | 2017-02-28 | Invensas Corporation | Multi-layer substrates suitable for interconnection between circuit modules |
US10083909B2 (en) | 2015-12-14 | 2018-09-25 | Invensas Corporation | Embedded vialess bridges |
US10283492B2 (en) | 2015-06-23 | 2019-05-07 | Invensas Corporation | Laminated interposers and packages with embedded trace interconnects |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0515175D0 (en) * | 2005-07-25 | 2005-08-31 | Plastic Logic Ltd | Flexible resistive touch screen |
JP2007067390A (en) * | 2005-08-05 | 2007-03-15 | Sony Corp | Manufacturing method of semiconductor device and manufacturing apparatus of semiconductor device |
JP4892894B2 (en) * | 2005-08-31 | 2012-03-07 | 株式会社島津製作所 | Manufacturing method of light or radiation detection unit, and light or radiation detection unit manufactured by the manufacturing method |
JP4857669B2 (en) * | 2005-09-02 | 2012-01-18 | 大日本印刷株式会社 | ORGANIC TRANSISTOR, ITS MANUFACTURING METHOD, AND ORGANIC TRANSISTOR SHEET |
JP4831406B2 (en) | 2006-01-10 | 2011-12-07 | ソニー株式会社 | Manufacturing method of semiconductor device |
GB0611032D0 (en) * | 2006-06-05 | 2006-07-12 | Plastic Logic Ltd | Multi-touch active display keyboard |
US7976045B2 (en) * | 2006-09-21 | 2011-07-12 | Felt Racing, Llc | Bicycle front fork assembly |
US7571920B2 (en) * | 2006-09-21 | 2009-08-11 | Felt Racing, Llc | Bicycle front fork assembly |
JP2008103680A (en) * | 2006-09-22 | 2008-05-01 | Konica Minolta Holdings Inc | Manufacturing method for donor sheet, donor sheet, and manufacturing method for organic thin film transistor |
JP5181515B2 (en) * | 2007-04-12 | 2013-04-10 | ソニー株式会社 | Pattern forming method and electronic device manufacturing method |
GB2453766A (en) | 2007-10-18 | 2009-04-22 | Novalia Ltd | Method of fabricating an electronic device |
AU2012216352B2 (en) | 2012-08-22 | 2015-02-12 | Woodside Energy Technologies Pty Ltd | Modular LNG production facility |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040108047A1 (en) * | 2002-12-09 | 2004-06-10 | International Business Machines Corporation | System and method of transfer printing an organic semiconductor |
US6852355B2 (en) * | 2001-03-01 | 2005-02-08 | E. I. Du Pont De Nemours And Company | Thermal imaging processes and products of electroactive organic material |
US7141893B2 (en) * | 2005-03-30 | 2006-11-28 | Motorola, Inc. | Highly available power distribution system |
US20070029583A1 (en) * | 2002-09-25 | 2007-02-08 | Thomas Danielle A | Organic semiconductor sensor device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6197663B1 (en) * | 1999-12-07 | 2001-03-06 | Lucent Technologies Inc. | Process for fabricating integrated circuit devices having thin film transistors |
US6335263B1 (en) * | 2000-03-22 | 2002-01-01 | The Regents Of The University Of California | Method of forming a low temperature metal bond for use in the transfer of bulk and thin film materials |
EP1237207B1 (en) | 2001-03-02 | 2012-01-04 | FUJIFILM Corporation | Method for producing organic thin film device |
JP2002260854A (en) * | 2001-03-02 | 2002-09-13 | Fuji Photo Film Co Ltd | Manufacturing method of transfer material and organic film element |
US6485884B2 (en) * | 2001-04-27 | 2002-11-26 | 3M Innovative Properties Company | Method for patterning oriented materials for organic electronic displays and devices |
JP3812935B2 (en) | 2001-10-22 | 2006-08-23 | シャープ株式会社 | Liquid crystal display |
JP2003187972A (en) * | 2001-12-20 | 2003-07-04 | Dainippon Printing Co Ltd | Manufacturing method of organic el element and organic el transferring body and transferred body |
JP4360801B2 (en) * | 2001-12-25 | 2009-11-11 | シャープ株式会社 | Transistor and display device using the same |
-
2004
- 2004-07-21 US US10/895,599 patent/US7105462B2/en not_active Expired - Fee Related
- 2004-07-22 JP JP2006521198A patent/JP2006528430A/en active Pending
- 2004-07-22 KR KR1020067001364A patent/KR20060063903A/en not_active Application Discontinuation
- 2004-07-22 EP EP04757163A patent/EP1647063A2/en not_active Withdrawn
- 2004-07-22 WO PCT/US2004/023375 patent/WO2005011016A2/en not_active Application Discontinuation
-
2006
- 2006-07-26 US US11/493,050 patent/US20070004229A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6852355B2 (en) * | 2001-03-01 | 2005-02-08 | E. I. Du Pont De Nemours And Company | Thermal imaging processes and products of electroactive organic material |
US20070029583A1 (en) * | 2002-09-25 | 2007-02-08 | Thomas Danielle A | Organic semiconductor sensor device |
US20040108047A1 (en) * | 2002-12-09 | 2004-06-10 | International Business Machines Corporation | System and method of transfer printing an organic semiconductor |
US6918982B2 (en) * | 2002-12-09 | 2005-07-19 | International Business Machines Corporation | System and method of transfer printing an organic semiconductor |
US7141893B2 (en) * | 2005-03-30 | 2006-11-28 | Motorola, Inc. | Highly available power distribution system |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8138075B1 (en) | 2006-02-06 | 2012-03-20 | Eberlein Dietmar C | Systems and methods for the manufacture of flat panel devices |
US9583426B2 (en) | 2014-11-05 | 2017-02-28 | Invensas Corporation | Multi-layer substrates suitable for interconnection between circuit modules |
US10014243B2 (en) | 2014-11-05 | 2018-07-03 | Invensas Corporation | Interconnection substrates for interconnection between circuit modules, and methods of manufacture |
US10586759B2 (en) | 2014-11-05 | 2020-03-10 | Invensas Corporation | Interconnection substrates for interconnection between circuit modules, and methods of manufacture |
US10283492B2 (en) | 2015-06-23 | 2019-05-07 | Invensas Corporation | Laminated interposers and packages with embedded trace interconnects |
US10636780B2 (en) | 2015-06-23 | 2020-04-28 | Invensas Corporation | Laminated interposers and packages with embedded trace interconnects |
US10083909B2 (en) | 2015-12-14 | 2018-09-25 | Invensas Corporation | Embedded vialess bridges |
US10347582B2 (en) | 2015-12-14 | 2019-07-09 | Invensas Corporation | Embedded vialess bridges |
Also Published As
Publication number | Publication date |
---|---|
WO2005011016A3 (en) | 2005-03-03 |
EP1647063A2 (en) | 2006-04-19 |
US7105462B2 (en) | 2006-09-12 |
JP2006528430A (en) | 2006-12-14 |
KR20060063903A (en) | 2006-06-12 |
WO2005011016A2 (en) | 2005-02-03 |
US20050035374A1 (en) | 2005-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070004229A1 (en) | Lamination of organic semiconductors | |
TW573329B (en) | Planar polymer transistor | |
US6596569B1 (en) | Thin film transistors | |
US7964439B2 (en) | Methods of fabricating devices by transfer of organic material | |
TWI374545B (en) | Manufacturing method of thin film transistor and thin film transistor, and display | |
US20060214154A1 (en) | Polymeric gate dielectrics for organic thin film transistors and methods of making the same | |
US20070178710A1 (en) | Method for sealing thin film transistors | |
CN101257092B (en) | Organic thin-film transistor and manufacturing method thereof | |
US7858513B2 (en) | Fabrication of self-aligned via holes in polymer thin films | |
JP4729843B2 (en) | Thin film transistor manufacturing method | |
US20060192197A1 (en) | Organic thin film transistor | |
JP2007324510A (en) | Method for manufacturing semiconductor device | |
JP2005166894A (en) | Organic thin film transistor, manufacturing method and manufacturing device therefor | |
JP2006186293A (en) | Method of manufacturing thin film transistor | |
JP4951868B2 (en) | Thin film transistor manufacturing method | |
JP2001168420A (en) | Semiconductor device and method of manufacturing the same | |
Kim et al. | Organic thin‐film devices on paper substrates | |
US7144791B2 (en) | Lamination through a mask | |
CN1826702A (en) | Lamination of organic semiconductors | |
JP2007234974A (en) | Organic thin film transistor | |
Yasuda et al. | Benefits of flat polymer dielectric surface loading organic semiconductors in field-effect transistors prepared by electrode-peeling transfer | |
KR100669801B1 (en) | Organic thin film transistor, flat display apparatus therewith and method of manufacturing the organic thin film transistor | |
Wang et al. | Micropatterning of polymeric semiconductor by selective lift-off method using epoxy mold | |
JP2006024790A (en) | Organic thin film transistor, its manufacturing method, active matrix type display using the same and radio identification tag | |
TW201123577A (en) | Organic thin-film transistor and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |