US20070007593A1 - Metal-oxide-semiconductor device with enhanced source electrode - Google Patents
Metal-oxide-semiconductor device with enhanced source electrode Download PDFInfo
- Publication number
- US20070007593A1 US20070007593A1 US11/532,250 US53225006A US2007007593A1 US 20070007593 A1 US20070007593 A1 US 20070007593A1 US 53225006 A US53225006 A US 53225006A US 2007007593 A1 US2007007593 A1 US 2007007593A1
- Authority
- US
- United States
- Prior art keywords
- source
- region
- gate
- drain region
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 34
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 28
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 28
- 238000000034 method Methods 0.000 claims description 25
- 239000010410 layer Substances 0.000 description 69
- 239000000758 substrate Substances 0.000 description 18
- 229910052751 metal Inorganic materials 0.000 description 17
- 239000002184 metal Substances 0.000 description 17
- 239000000463 material Substances 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000007943 implant Substances 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 239000002365 multiple layer Substances 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/4175—Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
Definitions
- the present invention relates generally to semiconductor devices, and more particularly relates to techniques for improving high-frequency performance in a metal-oxide-semiconductor (MOS) device.
- MOS metal-oxide-semiconductor
- LDMOS laterally diffused metal-oxide-semiconductor
- a conventional LDMOS device utilizes a multiple-level metal fabrication process for forming an interconnection between regions of differing conductivity types (e.g., n-type and p-type) in a source region of the device.
- the source current is then generally routed via a low resistance p-type region to the back of the wafer, where a source contact is formed.
- the conventional methodology for forming the LDMOS device results in a relatively high input capacitance Cgs (e.g., about 80 picofarad (pF) for a 50 micron device).
- Cgs e.g., about 80 picofarad (pF) for a 50 micron device.
- the high input capacitance can cause a variety of undesirable effects, including device mismatching, narrow bandwidth, and low power gain.
- a conventional approach has been to scale back the source contact area, thereby increasing a distance between the gate and the source interconnection of the device.
- a source resistance Rs of the device is substantially increased due, at least in part, to the reduction in source contact area. In some cases, the increase in source resistance significantly undermines any beneficial reduction in the input capacitance provided by scaling back the source contact area.
- the present invention provides techniques for reducing an input capacitance of an MOS device without significantly impacting the source resistance of the device, thereby improving a high-frequency performance of the device.
- the techniques of the present invention advantageously eliminate the difficulties associated with using a dedicated metal layer to electrically connect an n+ region to a p+ region in a source region of the device, thereby significantly simplifying the process technology and improving device topology.
- the techniques of the present invention can be used to fabricate an integrated circuit (IC) device, for example, an LDMOS device, using conventional CMOS-compatible process technology. Consequently, the cost of manufacturing the IC device is not significantly increased.
- an MOS device including a semiconductor layer of a first conductivity type, a source region of a second conductivity type formed in the semiconductor layer, and a drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the source region.
- a gate is formed proximate an upper surface of the semiconductor layer and at least partially between the source and drain regions.
- the MOS device further includes at least one contact, the at least one contact including a silicide layer formed on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate.
- the contact further includes at least one insulating layer formed directly on the silicide layer. In this manner, the LDMOS device exhibits improved high-frequency performance, and is also substantially compatible with a CMOS process technology.
- FIG. 1 is a cross-sectional view illustrating at least a portion of an LDMOS device in which the techniques of present invention can be implemented.
- FIG. 2 is a cross-sectional view depicting at least a portion of an exemplary LDMOS device, formed in accordance with an illustrative embodiment of the invention.
- FIG. 3 is a schematic diagram illustrating a circuit representing a simplified electrical model of the source region of the exemplary LDMOS device depicted in FIG. 2 .
- CMOS integrated circuit fabrication technology suitable for forming discrete RF LDMOS transistors, as well as other devices and/or circuits. It should be appreciated, however, that the present invention is not limited to the fabrication of this or any particular device or circuit. Rather, the invention is more generally applicable to an MOS device comprising a novel source electrode which advantageously enables the MOS device to provide improved high-frequency performance. Moreover, the device is fully compatible with a CMOS process technology.
- FIG. 1 illustrates a cross-sectional view of at least a portion of a semiconductor wafer 100 .
- the wafer 100 includes an LDMOS device formed on a p+ substrate 102 .
- the LDMOS device includes an n+ source region 116 and a drain region 110 formed in an epitaxial region 104 of the wafer 100 .
- the LDMOS device further includes a gate 122 formed above a channel region 114 of the device.
- the channel region 114 is at least partially formed between the source and drain regions.
- a drift region is generally formed in the epitaxial layer 104 of the LDMOS device which may comprise a first lightly-doped drain (LDD) region (ldd 1 ) 106 and a second LDD region (ldd 2 ) 108 formed between the channel region 114 and drain region 110 .
- the LDMOS device also includes a p+ region 118 formed in the epitaxial layer 104 which connects the p+ substrate to an upper surface of the wafer 100 via one or more trench sinkers 124 formed through the epitaxial layer 104 .
- the trench sinkers 124 provide a low resistance (e.g., less than about 1 ohm per square) path between the substrate and the upper surface of the wafer.
- This p+ region 118 is connected to the n+ source region 116 by a dedicated metal layer 120 .
- the LDMOS device also includes a drain contact 112 electrically connected to the drain region 110 , and a gate contact 128 electrically connected to the gate 122 .
- Electrical contact to the source region 116 maybe made from a bottom of the substrate 102 by way of the trench sinkers 124 .
- the metal layer 120 which is formed over at least a portion of the source region 116 and the p+ region 118 , for electrically connecting the n+ source region and p+ region, may also be formed over at least a portion of the gate 122 for shielding purposes.
- An oxide layer 126 is generally formed on an upper surface of the wafer to electrically isolate the source, drain and gate contacts of the device as well as to protect the device.
- a gate-to-source capacitance Cgs 1 of the LDMOS device is formed which undesirably affects the high-frequency performance of the device.
- the gate shielding provided by the metal layer 120 helps reduce a capacitance between the gate and drain region which would otherwise improve the high-frequency performance of the device.
- a capacitance Cgs 2 is formed as a result of the close proximity of the metal layer 120 to the gate 122 , which further undesirably affects the high-frequency performance of the device.
- the metal layer 120 is often scaled back from the source region 116 which increases the distance between the metal layer 120 and the gate 122 .
- this reduces the source contact area resulting in a substantial increase in the source resistance Rs of the LDMOS device.
- the increase in source resistance significantly undermines any beneficial reduction in the input capacitance Cgs 2 provided by scaling back the source contact area.
- FIG. 2 illustrates a cross-sectional view of at least a portion of a semiconductor wafer 200 in which the techniques of the present invention are implemented.
- the wafer 200 includes an exemplary LDMOS device formed on a semiconductor substrate 202 .
- the substrate 202 is commonly formed of single-crystal silicon, although alternative materials may be used, such as, but not limited to, germanium (Ge), gallium arsenide (GaAs), etc.
- the substrate may have been modified by adding an impurity or dopant, such as by a diffusion or implant step, to change the conductivity of the material (e.g., n-type or p-type).
- the substrate 202 is of p-type conductivity, and hence may be referred to as a p-substrate.
- semiconductor layer refers to any semiconductor material upon which and/or in which other materials may be formed.
- the semiconductor layer may comprise a single layer, such as, for example, the substrate 202 , or it may comprise multiple layers, such as, for example, the substrate 202 and an epitaxial layer 204 .
- the semiconductor wafer 200 comprises the substrate 202 , with or without the epitaxial layer 204 , and preferably includes one or more other semiconductor layers formed on the substrate.
- wafer is often used interchangeably with the term “silicon body,” since silicon is typically employed as the semiconductor material comprising the wafer.
- wafer may include a multiple-die wafer, a single-die wafer, or any other arrangement of semiconductor material on or in which a circuit element may be formed.
- the exemplary LDMOS device includes a source region 216 and a drain region 210 formed in the epitaxial layer 204 of the wafer 200 , such as by a conventional implant and diffusion process.
- the source and drain regions are preferably doped, such as by a conventional implant step, with an impurity of a known concentration level to selectively change the conductivity of the material as desired.
- the source and drain regions 216 , 210 have a conductivity type associated therewith which is opposite a conductivity type of the substrate 202 , so that active regions can be formed in the device.
- the source and drain regions 216 , 210 are of n-type conductivity.
- the trench sinkers 224 may be formed in a conventional manner, such as, for example, by opening windows in the epitaxial layer 204 (e.g., by photolithographic patterning and etching) to expose the substrate 202 , and filling the trenches 224 with a conductive material, as will be understood by those skilled in the art.
- the trench sinkers 224 are of p-type conductivity.
- the source and drain regions may be referred to generally as first and second source/drain regions, respectively, where “source/drain” in this context denotes a source region or a drain region.
- source/drain in this context denotes a source region or a drain region.
- LDMOS device which is generally not bidirectional, such source and drain designations may not be arbitrarily assigned.
- the exemplary LDMOS device may include a p+ region 218 formed in the epitaxial layer 204 , such as by a conventional implant and diffusion process.
- the p+ region 218 is preferably formed adjacent to the source region 216 and extends laterally in a direction opposite the drain region 210 .
- the p+ region 218 is preferably doped, such as by a conventional implant step, with an impurity of a known concentration level to selectively change the conductivity of the material as desired.
- the p+ region 218 has a conductivity type associated therewith which is opposite a conductivity type of the source region 216 .
- a channel region 214 and a drift region which may comprise a first LDD region (ldd 1 ) 206 and a second LDD region (ldd 2 ) 208 , are formed in the exemplary LDMOS device.
- the channel region 214 is formed at least partially below and adjacent to the source region 216 while the drift region extends laterally from the channel region 214 to the drain region 210 .
- the channel region 214 may be formed of a material having the same conductivity type as the substrate, preferably p-type in the exemplary LDMOS device, and may therefore be referred to as a p-channel.
- the drift region may be formed of material having the same conductivity type as the source and drain regions, preferably n-type, although the relative doping concentration of the drift region compared to the source and drain regions is typically lower.
- the exemplary LDMOS device further includes a gate 222 formed above at least a portion of the channel region 214 and proximate an upper surface of the wafer 200 .
- the gate maybe formed of, for example, polysilicon material, although alternative suitable materials (e.g., metal) may be similarly employed.
- a shielding electrode 226 which may be referred to herein as a dummy gate, may be formed in the exemplary LDMOS device at least partially between the gate 222 and the drain region 210 .
- the dummy gate 226 is spaced laterally from the gate 222 and preferably non-overlapping relative to the gate.
- the dummy gate 226 may be formed in virtually any configuration and/or shape that is substantially non-overlapping with respect to the gate 222 , as will be understood by those skilled in the art.
- the dummy gate 226 is formed in close relative proximity (e.g., 200 nanometers (nm)) to an upper surface of the wafer 200 .
- the dummy gate 226 in the exemplary LDMOS device if used, is preferably electrically connected (i.e., strapped) to the source region 216 .
- the dummy gate 226 beneficially reduces a Miller capacitance Cgd between the gate and drain region of the LDMOS device, thereby improving the high-frequency performance of the device, and reduces hot-carrier induced (HCI) degradation in the device.
- a dummy gate suitable for use in conjunction with the present invention can be found in a related U.S. application Ser. No. 10/623,983 entitled “Shielding Structure for Use in a Metal-Oxide-Semiconductor Device” filed on Jul. 15, 2003 and assigned attorney docket number Xie 3-4, which is incorporated by reference herein.
- a dedicated metal layer 120 which may comprise aluminum, gold, etc., is used to electrically connect the source region 116 (n-type) with the p+ region 118 of the device, as illustrated in FIG. 1 .
- An important aspect of the present invention is that the exemplary LDMOS device is configured so as to eliminate this metal connection layer. Instead, electrical connection between the source region 216 and p+ region 218 is achieved via a silicide layer 220 formed over at least a portion of the source and p+ regions, such as by using a conventional deposition process.
- Suitable materials used to form the silicide layer 220 may include, for example, titanium, cobalt and tungsten, although essentially any material which is capable of forming a low-resistance (e.g., less than about one ohm per square) connection with the silicon may be used. As stated above, the silicide layer 220 is used in place of the metal layer 120 (see FIG. 1 ) for conducting current between the source region 216 and p+ region 218 of the LDMOS device.
- FIG. 3 is a schematic diagram illustrating a circuit 300 representing a simplified electrical model of the source region of the exemplary LDMOS device depicted in FIG. 2 .
- the circuit 300 includes a resistor 302 representing the silicide layer 220 in the exemplary LDMOS device and a diode 304 representing an active p-n junction formed by the p+ region 218 and the n+ source region 216 in the device.
- An anode of diode 304 is formed by the p+ region 218 and a cathode of the diode is formed by the n+ source region 216 .
- a first terminal 306 of the circuit 300 represents the upper surface of the p-substrate and a second terminal 308 represents the channel region 214 of the device.
- the silicide layer 220 thus becomes apparent, since the silicide layer serves as a low-resistance path for current in the LDMOS device which by-passes the p-n junction formed by the p+ region 218 and source region 216 . It is to be appreciated that substantially all of the source current passes through the silicide layer 220 , and therefore the silicide layer is preferably designed to handle this current without exhibiting an appreciable resistance.
- the silicide layer 220 is preferably formed as a relatively thin layer (e.g., about 0.05 to about 0.1 micron), at least in comparison to the metal layer 120 associated with the LDMOS device illustrated in FIG. 1 , the distance between the silicide layer, which is electrically coupled to the source region 216 , and a gate contact 230 formed proximate an upper surface of the wafer 200 above at least a portion of the p+ region 218 , is substantially increased, thereby advantageously reducing a first component Cgs 1 of the overall gate-to-source capacitance.
- a relatively thin layer e.g., about 0.05 to about 0.1 micron
- a second gate-to-source capacitance component Cgs 2 associated with a side edge of the silicide layer 220 is significantly smaller compared to the side edge capacitance component associated with the metal layer 120 (see FIG. 1 ).
- the silicide layer 220 may be placed in closer relative proximity to the gate 222 without significantly increasing the gate capacitance Cgs 2 .
- the source contact area can be increased, thereby beneficially reducing the source resistance, without any significant increase in the gate capacitance.
- the exemplary LDMOS device further includes an insulating layer 228 formed on at least a portion of an upper surface of the wafer 200 .
- the insulating layer 228 functions, at least in part, to protect the wafer 200 and to electrically isolate two or more conductive regions of the LDMOS device.
- the insulating layer 228 may comprise an oxide, for example, silicon dioxide (SiO 2 ), although alternative materials may be used for forming the insulating layer. It is to be appreciated that the insulating layer 228 may comprise a multiple-layer structure.
- the insulating layer 228 may include one or more conductive layers, as long as each of the conductive layers is electrically isolated from the silicide layer 220 .
- the insulating layer 228 may include a first oxide layer (e.g., SiO 2 ) formed directly on the silicide layer 220 , a conductive layer (e.g., aluminum) formed on the first oxide layer, and a second oxide layer (e.g., SiO 2 ) formed on conductive layer, thus forming multiple-layer sandwich structure (not shown).
- a first oxide layer e.g., SiO 2
- a conductive layer e.g., aluminum
- a second oxide layer e.g., SiO 2
- the elimination of the metal layer 120 electrically connecting the p+ and source regions of a traditional LDMOS device simplifies the semiconductor fabrication process, thereby reducing the cost of manufacturing the LDMOS device.
- a topology of an upper surface of the LDMOS formed in accordance with the present invention is significantly more planar in comparison to the topology of the upper surface of a conventional LDMOS device employing metal layer 120 . Consequently, the LDMOS formed in accordance with the present invention will advantageously exhibit an improved reliability over conventional LDMOS devices.
Abstract
An MOS device is formed including a semiconductor layer of a first conductivity type, a first source/drain region of a second conductivity type formed in the semiconductor layer, and a second source/drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the first source/drain region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. The MOS device further includes at least one contact, the at least one contact including a silicide layer formed on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate. The contact further includes at least one insulating layer formed directly on the silicide layer.
Description
- The present application is a divisional application of and claims priority to U.S. patent application Ser. No. 10/673,539 filed Sep. 29, 2003, the entirety of which is hereby incorporated by reference herein.
- The present invention relates generally to semiconductor devices, and more particularly relates to techniques for improving high-frequency performance in a metal-oxide-semiconductor (MOS) device.
- Power MOS devices, including laterally diffused metal-oxide-semiconductor (LDMOS) devices, are employed in a variety of applications, such as, for example, power amplifiers in wireless communications systems. A conventional LDMOS device utilizes a multiple-level metal fabrication process for forming an interconnection between regions of differing conductivity types (e.g., n-type and p-type) in a source region of the device. The source current is then generally routed via a low resistance p-type region to the back of the wafer, where a source contact is formed.
- In applications where high-frequency operation is desired, such as in a radio frequency (RF) range (e.g., above 1 gigahertz (GHz)), the conventional methodology for forming the LDMOS device results in a relatively high input capacitance Cgs (e.g., about 80 picofarad (pF) for a 50 micron device). The high input capacitance can cause a variety of undesirable effects, including device mismatching, narrow bandwidth, and low power gain. In order to minimize the input capacitance in the LDMOS device, a conventional approach has been to scale back the source contact area, thereby increasing a distance between the gate and the source interconnection of the device. While this approach may reduce the input capacitance of the LDMOS device, a source resistance Rs of the device is substantially increased due, at least in part, to the reduction in source contact area. In some cases, the increase in source resistance significantly undermines any beneficial reduction in the input capacitance provided by scaling back the source contact area.
- Previous attempts to improve the high-frequency performance of the LDMOS device have primarily focused on optimizing the trade-off between input capacitance and source resistance. These prior attempts, however, have been unsuccessful at providing a CMOS process compatible LDMOS device capable of high-frequency operation. Accordingly, there exists a need for an LDMOS device capable of improved high-frequency performance which does not suffer from one or more of the above-noted deficiencies of the prior art. Furthermore, it would be desirable if such an LDMOS device was fully compatible with a CMOS process technology.
- The present invention provides techniques for reducing an input capacitance of an MOS device without significantly impacting the source resistance of the device, thereby improving a high-frequency performance of the device. In an illustrative embodiment, when fabricating an LDMOS device, the techniques of the present invention advantageously eliminate the difficulties associated with using a dedicated metal layer to electrically connect an n+ region to a p+ region in a source region of the device, thereby significantly simplifying the process technology and improving device topology. Moreover, the techniques of the present invention can be used to fabricate an integrated circuit (IC) device, for example, an LDMOS device, using conventional CMOS-compatible process technology. Consequently, the cost of manufacturing the IC device is not significantly increased.
- In accordance with one aspect of the invention, an MOS device is formed including a semiconductor layer of a first conductivity type, a source region of a second conductivity type formed in the semiconductor layer, and a drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the source region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the source and drain regions. The MOS device further includes at least one contact, the at least one contact including a silicide layer formed on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate. The contact further includes at least one insulating layer formed directly on the silicide layer. In this manner, the LDMOS device exhibits improved high-frequency performance, and is also substantially compatible with a CMOS process technology.
- These and other features and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
-
FIG. 1 is a cross-sectional view illustrating at least a portion of an LDMOS device in which the techniques of present invention can be implemented. -
FIG. 2 is a cross-sectional view depicting at least a portion of an exemplary LDMOS device, formed in accordance with an illustrative embodiment of the invention. -
FIG. 3 is a schematic diagram illustrating a circuit representing a simplified electrical model of the source region of the exemplary LDMOS device depicted inFIG. 2 . - The present invention will be described herein in the context of an illustrative CMOS integrated circuit fabrication technology suitable for forming discrete RF LDMOS transistors, as well as other devices and/or circuits. It should be appreciated, however, that the present invention is not limited to the fabrication of this or any particular device or circuit. Rather, the invention is more generally applicable to an MOS device comprising a novel source electrode which advantageously enables the MOS device to provide improved high-frequency performance. Moreover, the device is fully compatible with a CMOS process technology. Although implementations of the present invention are described herein with specific reference to an LDMOS device, it is to be appreciated that the techniques of the present invention are similarly applicable to other devices, such as, but not limited to, a vertical diffused MOS (DMOS) device, an extended drain MOS device, etc., with or without modifications thereto, as will be understood by those skilled in the art.
- It is to be understood that the various layers and/or regions shown in the accompanying figures may not be drawn to scale. Furthermore, certain semiconductor layers may have been omitted for ease of explanation.
-
FIG. 1 illustrates a cross-sectional view of at least a portion of asemiconductor wafer 100. Thewafer 100 includes an LDMOS device formed on ap+ substrate 102. The LDMOS device includes ann+ source region 116 and adrain region 110 formed in anepitaxial region 104 of thewafer 100. The LDMOS device further includes agate 122 formed above achannel region 114 of the device. Thechannel region 114 is at least partially formed between the source and drain regions. A drift region is generally formed in theepitaxial layer 104 of the LDMOS device which may comprise a first lightly-doped drain (LDD) region (ldd1) 106 and a second LDD region (ldd2) 108 formed between thechannel region 114 anddrain region 110. The LDMOS device also includes ap+ region 118 formed in theepitaxial layer 104 which connects the p+ substrate to an upper surface of thewafer 100 via one ormore trench sinkers 124 formed through theepitaxial layer 104. Thetrench sinkers 124 provide a low resistance (e.g., less than about 1 ohm per square) path between the substrate and the upper surface of the wafer. Thisp+ region 118 is connected to then+ source region 116 by adedicated metal layer 120. - The LDMOS device also includes a
drain contact 112 electrically connected to thedrain region 110, and agate contact 128 electrically connected to thegate 122. Electrical contact to thesource region 116 maybe made from a bottom of thesubstrate 102 by way of thetrench sinkers 124. Themetal layer 120 which is formed over at least a portion of thesource region 116 and thep+ region 118, for electrically connecting the n+ source region and p+ region, may also be formed over at least a portion of thegate 122 for shielding purposes. Anoxide layer 126 is generally formed on an upper surface of the wafer to electrically isolate the source, drain and gate contacts of the device as well as to protect the device. - Due to the relatively close proximity of the
metal layer 120, which is electrically connected to thesource region 116, to thegate contact 128, a gate-to-source capacitance Cgs1 of the LDMOS device is formed which undesirably affects the high-frequency performance of the device. The gate shielding provided by themetal layer 120 helps reduce a capacitance between the gate and drain region which would otherwise improve the high-frequency performance of the device. However, a capacitance Cgs2 is formed as a result of the close proximity of themetal layer 120 to thegate 122, which further undesirably affects the high-frequency performance of the device. In order to reduce the capacitance Cgs2, themetal layer 120 is often scaled back from thesource region 116 which increases the distance between themetal layer 120 and thegate 122. However, this reduces the source contact area resulting in a substantial increase in the source resistance Rs of the LDMOS device. As previously stated, in some cases, the increase in source resistance significantly undermines any beneficial reduction in the input capacitance Cgs2 provided by scaling back the source contact area. -
FIG. 2 illustrates a cross-sectional view of at least a portion of asemiconductor wafer 200 in which the techniques of the present invention are implemented. As previously stated, the various layers and/or regions shown in the figure may not be drawn to scale and certain semiconductor layers may have been omitted for ease of explanation. Thewafer 200 includes an exemplary LDMOS device formed on asemiconductor substrate 202. Thesubstrate 202 is commonly formed of single-crystal silicon, although alternative materials may be used, such as, but not limited to, germanium (Ge), gallium arsenide (GaAs), etc. Additionally, the substrate may have been modified by adding an impurity or dopant, such as by a diffusion or implant step, to change the conductivity of the material (e.g., n-type or p-type). In a preferred embodiment of the invention, thesubstrate 202 is of p-type conductivity, and hence may be referred to as a p-substrate. - The term “semiconductor layer” as may be used herein refers to any semiconductor material upon which and/or in which other materials may be formed. The semiconductor layer may comprise a single layer, such as, for example, the
substrate 202, or it may comprise multiple layers, such as, for example, thesubstrate 202 and anepitaxial layer 204. Thesemiconductor wafer 200 comprises thesubstrate 202, with or without theepitaxial layer 204, and preferably includes one or more other semiconductor layers formed on the substrate. The term “wafer” is often used interchangeably with the term “silicon body,” since silicon is typically employed as the semiconductor material comprising the wafer. It should be appreciated that although the present invention is illustrated herein using a portion of a semiconductor wafer, the term “wafer” may include a multiple-die wafer, a single-die wafer, or any other arrangement of semiconductor material on or in which a circuit element may be formed. - The exemplary LDMOS device includes a
source region 216 and a drain region 210 formed in theepitaxial layer 204 of thewafer 200, such as by a conventional implant and diffusion process. The source and drain regions are preferably doped, such as by a conventional implant step, with an impurity of a known concentration level to selectively change the conductivity of the material as desired. Preferably, the source and drainregions 216, 210 have a conductivity type associated therewith which is opposite a conductivity type of thesubstrate 202, so that active regions can be formed in the device. In a preferred embodiment of the invention, the source and drainregions 216, 210 are of n-type conductivity. Electrical connection between thesource region 216 and thesubstrate 202 may be provided by forming one ormore trench sinkers 224 through theepitaxial layer 204 of thewafer 200. The trench sinkers may be formed in a conventional manner, such as, for example, by opening windows in the epitaxial layer 204 (e.g., by photolithographic patterning and etching) to expose thesubstrate 202, and filling thetrenches 224 with a conductive material, as will be understood by those skilled in the art. In a preferred embodiment of the invention, thetrench sinkers 224 are of p-type conductivity. - It is to be appreciated that, in the case of a simple MOS device, because the MOS device is symmetrical in nature, and thus bidirectional, the assignment of source and drain designations in the MOS device is essentially arbitrary. Therefore, the source and drain regions may be referred to generally as first and second source/drain regions, respectively, where “source/drain” in this context denotes a source region or a drain region. In an LDMOS device, which is generally not bidirectional, such source and drain designations may not be arbitrarily assigned.
- The exemplary LDMOS device may include a
p+ region 218 formed in theepitaxial layer 204, such as by a conventional implant and diffusion process. Thep+ region 218 is preferably formed adjacent to thesource region 216 and extends laterally in a direction opposite the drain region 210. Thep+ region 218 is preferably doped, such as by a conventional implant step, with an impurity of a known concentration level to selectively change the conductivity of the material as desired. Preferably, thep+ region 218 has a conductivity type associated therewith which is opposite a conductivity type of thesource region 216. - A
channel region 214 and a drift region, which may comprise a first LDD region (ldd1) 206 and a second LDD region (ldd2) 208, are formed in the exemplary LDMOS device. Thechannel region 214 is formed at least partially below and adjacent to thesource region 216 while the drift region extends laterally from thechannel region 214 to the drain region 210. Thechannel region 214 may be formed of a material having the same conductivity type as the substrate, preferably p-type in the exemplary LDMOS device, and may therefore be referred to as a p-channel. The drift region may be formed of material having the same conductivity type as the source and drain regions, preferably n-type, although the relative doping concentration of the drift region compared to the source and drain regions is typically lower. - The exemplary LDMOS device further includes a
gate 222 formed above at least a portion of thechannel region 214 and proximate an upper surface of thewafer 200. The gate maybe formed of, for example, polysilicon material, although alternative suitable materials (e.g., metal) may be similarly employed. A shieldingelectrode 226, which may be referred to herein as a dummy gate, may be formed in the exemplary LDMOS device at least partially between thegate 222 and the drain region 210. Thedummy gate 226 is spaced laterally from thegate 222 and preferably non-overlapping relative to the gate. It is to be appreciated that thedummy gate 226 may be formed in virtually any configuration and/or shape that is substantially non-overlapping with respect to thegate 222, as will be understood by those skilled in the art. Thedummy gate 226 is formed in close relative proximity (e.g., 200 nanometers (nm)) to an upper surface of thewafer 200. Although not shown, thedummy gate 226 in the exemplary LDMOS device, if used, is preferably electrically connected (i.e., strapped) to thesource region 216. - The
dummy gate 226 beneficially reduces a Miller capacitance Cgd between the gate and drain region of the LDMOS device, thereby improving the high-frequency performance of the device, and reduces hot-carrier induced (HCI) degradation in the device. A dummy gate suitable for use in conjunction with the present invention can be found in a related U.S. application Ser. No. 10/623,983 entitled “Shielding Structure for Use in a Metal-Oxide-Semiconductor Device” filed on Jul. 15, 2003 and assigned attorney docket number Xie 3-4, which is incorporated by reference herein. - Traditionally, a
dedicated metal layer 120, which may comprise aluminum, gold, etc., is used to electrically connect the source region 116 (n-type) with thep+ region 118 of the device, as illustrated inFIG. 1 . An important aspect of the present invention is that the exemplary LDMOS device is configured so as to eliminate this metal connection layer. Instead, electrical connection between thesource region 216 andp+ region 218 is achieved via asilicide layer 220 formed over at least a portion of the source and p+ regions, such as by using a conventional deposition process. Suitable materials used to form thesilicide layer 220 may include, for example, titanium, cobalt and tungsten, although essentially any material which is capable of forming a low-resistance (e.g., less than about one ohm per square) connection with the silicon may be used. As stated above, thesilicide layer 220 is used in place of the metal layer 120 (seeFIG. 1 ) for conducting current between thesource region 216 andp+ region 218 of the LDMOS device. -
FIG. 3 is a schematic diagram illustrating acircuit 300 representing a simplified electrical model of the source region of the exemplary LDMOS device depicted inFIG. 2 . Thecircuit 300 includes aresistor 302 representing thesilicide layer 220 in the exemplary LDMOS device and adiode 304 representing an active p-n junction formed by thep+ region 218 and then+ source region 216 in the device. An anode ofdiode 304 is formed by thep+ region 218 and a cathode of the diode is formed by then+ source region 216. Afirst terminal 306 of thecircuit 300 represents the upper surface of the p-substrate and asecond terminal 308 represents thechannel region 214 of the device. The importance of thesilicide layer 220 thus becomes apparent, since the silicide layer serves as a low-resistance path for current in the LDMOS device which by-passes the p-n junction formed by thep+ region 218 andsource region 216. It is to be appreciated that substantially all of the source current passes through thesilicide layer 220, and therefore the silicide layer is preferably designed to handle this current without exhibiting an appreciable resistance. - With continued reference to
FIG. 2 , because thesilicide layer 220 is preferably formed as a relatively thin layer (e.g., about 0.05 to about 0.1 micron), at least in comparison to themetal layer 120 associated with the LDMOS device illustrated inFIG. 1 , the distance between the silicide layer, which is electrically coupled to thesource region 216, and agate contact 230 formed proximate an upper surface of thewafer 200 above at least a portion of thep+ region 218, is substantially increased, thereby advantageously reducing a first component Cgs1 of the overall gate-to-source capacitance. Furthermore, a second gate-to-source capacitance component Cgs2 associated with a side edge of thesilicide layer 220 is significantly smaller compared to the side edge capacitance component associated with the metal layer 120 (seeFIG. 1 ). As such, thesilicide layer 220 may be placed in closer relative proximity to thegate 222 without significantly increasing the gate capacitance Cgs2. In this manner, the source contact area can be increased, thereby beneficially reducing the source resistance, without any significant increase in the gate capacitance. - The exemplary LDMOS device further includes an insulating
layer 228 formed on at least a portion of an upper surface of thewafer 200. The insulatinglayer 228 functions, at least in part, to protect thewafer 200 and to electrically isolate two or more conductive regions of the LDMOS device. The insulatinglayer 228 may comprise an oxide, for example, silicon dioxide (SiO2), although alternative materials may be used for forming the insulating layer. It is to be appreciated that the insulatinglayer 228 may comprise a multiple-layer structure. Furthermore, the insulatinglayer 228 may include one or more conductive layers, as long as each of the conductive layers is electrically isolated from thesilicide layer 220. For example, the insulatinglayer 228 may include a first oxide layer (e.g., SiO2) formed directly on thesilicide layer 220, a conductive layer (e.g., aluminum) formed on the first oxide layer, and a second oxide layer (e.g., SiO2) formed on conductive layer, thus forming multiple-layer sandwich structure (not shown). - In addition to the improvements in high-frequency performance achieved by the LDMOS device formed in accordance with the techniques of the present invention, the elimination of the
metal layer 120 electrically connecting the p+ and source regions of a traditional LDMOS device simplifies the semiconductor fabrication process, thereby reducing the cost of manufacturing the LDMOS device. Moreover, a topology of an upper surface of the LDMOS formed in accordance with the present invention is significantly more planar in comparison to the topology of the upper surface of a conventional LDMOS device employingmetal layer 120. Consequently, the LDMOS formed in accordance with the present invention will advantageously exhibit an improved reliability over conventional LDMOS devices. - Although illustrative embodiments of the present invention have been described herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be made therein by one skilled in the art without departing from the scope of the appended claims.
Claims (8)
1. A method for forming a metal-oxide-semiconductor (MOS) device, comprising the steps of:
forming a gate proximate an upper surface of a semiconductor layer, the semiconductor layer being of a first conductivity type;
forming first and second source/drain regions of a second conductivity type in the semiconductor layer proximate the gate, the gate being between the first and second source/drain regions;
forming a silicide layer on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate; and
forming at least one insulating layer directly on the silicide layer,
wherein the first source/drain region comprises an n-type region and a p-type region formed adjacent to said n-type region and extending laterally away from said gate, and wherein the silicide layer is formed substantially proximate the n-type and p-type regions such that the silicide layer forms a substantially low-resistance electrical path in parallel with an electrical path formed between the n-type and p-type regions.
2. The method of claim 1 , wherein substantially all current associated with the first source/drain region passes through the silicide layer in a direction from the n-type region to a p-type region that is proximate the upper surface of the semiconductor layer.
3. The method of claim 1 , wherein the at least one insulating layer comprises at least one conductive layer, the at least one conductive layer being electrically isolated from the silicide layer.
4. The method of claim 1 , wherein the silicide layer forms a substantially low-resistance electrical path for conducting current between two or more regions in the semiconductor layer that are electrically isolated from the device.
5. The method of claim 1 , further comprising the step of forming a shielding structure proximate the upper surface of the semiconductor layer and between the gate and the second source/drain region, the shielding structure being electrically connected to the first source/drain region, the shielding structure being spaced laterally from the gate and being substantially non-overlapping relative to the gate.
6. The method of claim 1 , wherein the first source/drain region comprises a source region and the second source/drain region comprises a drain region.
7. The method of claim 1 , wherein the MOS device comprises a diffused MOS (DMOS) device, the first source/drain region comprises a source region and the second source/drain region comprises a drain region.
8. The method of claim 7 , wherein the MOS device comprises a lateral DMOS (LDMOS) device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/532,250 US20070007593A1 (en) | 2003-09-29 | 2006-09-15 | Metal-oxide-semiconductor device with enhanced source electrode |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/673,539 US7126193B2 (en) | 2003-09-29 | 2003-09-29 | Metal-oxide-semiconductor device with enhanced source electrode |
US11/532,250 US20070007593A1 (en) | 2003-09-29 | 2006-09-15 | Metal-oxide-semiconductor device with enhanced source electrode |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/673,539 Division US7126193B2 (en) | 2003-09-29 | 2003-09-29 | Metal-oxide-semiconductor device with enhanced source electrode |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070007593A1 true US20070007593A1 (en) | 2007-01-11 |
Family
ID=34422040
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/673,539 Expired - Lifetime US7126193B2 (en) | 2003-09-29 | 2003-09-29 | Metal-oxide-semiconductor device with enhanced source electrode |
US11/532,250 Abandoned US20070007593A1 (en) | 2003-09-29 | 2006-09-15 | Metal-oxide-semiconductor device with enhanced source electrode |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/673,539 Expired - Lifetime US7126193B2 (en) | 2003-09-29 | 2003-09-29 | Metal-oxide-semiconductor device with enhanced source electrode |
Country Status (1)
Country | Link |
---|---|
US (2) | US7126193B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050275037A1 (en) * | 2004-06-12 | 2005-12-15 | Chung Shine C | Semiconductor devices with high voltage tolerance |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1643558B1 (en) * | 2004-09-30 | 2012-05-02 | STMicroelectronics Srl | Vertical power semiconductor device and method of making the same |
US7329922B2 (en) * | 2004-11-30 | 2008-02-12 | Agere Systems Inc. | Dual-gate metal-oxide semiconductor device |
KR100669597B1 (en) * | 2004-12-30 | 2007-01-15 | 동부일렉트로닉스 주식회사 | Lateral DMOS transistor having uniform channel concentration distribution |
US8692324B2 (en) * | 2005-07-13 | 2014-04-08 | Ciclon Semiconductor Device Corp. | Semiconductor devices having charge balanced structure |
US7446375B2 (en) | 2006-03-14 | 2008-11-04 | Ciclon Semiconductor Device Corp. | Quasi-vertical LDMOS device having closed cell layout |
US7745846B2 (en) * | 2008-01-15 | 2010-06-29 | Ciclon Semiconductor Device Corp. | LDMOS integrated Schottky diode |
US20090189240A1 (en) * | 2008-01-25 | 2009-07-30 | Infineon Technologies Austria Ag | Semiconductor device with at least one field plate |
US7977737B2 (en) * | 2008-03-06 | 2011-07-12 | Infineon Technologies Austria Ag | Semiconductor device having additional capacitance to inherent gate-drain or inherent drain-source capacitance |
US7868379B2 (en) | 2008-12-17 | 2011-01-11 | Semiconductor Components Industries, Llc | Electronic device including a trench and a conductive structure therein |
US7989857B2 (en) * | 2008-12-17 | 2011-08-02 | Semiconductor Components Industries, Llc | Electronic device including an insulating layer having different thicknesses and a conductive electrode and a process of forming the same |
US7902017B2 (en) * | 2008-12-17 | 2011-03-08 | Semiconductor Components Industries, Llc | Process of forming an electronic device including a trench and a conductive structure therein |
US20100171543A1 (en) * | 2009-01-08 | 2010-07-08 | Ciclon Semiconductor Device Corp. | Packaged power switching device |
US8049312B2 (en) * | 2009-01-12 | 2011-11-01 | Texas Instruments Incorporated | Semiconductor device package and method of assembly thereof |
US8946851B1 (en) | 2009-11-13 | 2015-02-03 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with thin gate oxide and low gate charge |
US8987818B1 (en) | 2009-11-13 | 2015-03-24 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with thin gate oxide and low gate charge |
US20110115019A1 (en) * | 2009-11-13 | 2011-05-19 | Maxim Integrated Products, Inc. | Cmos compatible low gate charge lateral mosfet |
US8969958B1 (en) | 2009-11-13 | 2015-03-03 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with body extension region for poly field plate depletion assist |
US8963241B1 (en) | 2009-11-13 | 2015-02-24 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with poly field plate extension for depletion assist |
US20110115018A1 (en) * | 2009-11-13 | 2011-05-19 | Maxim Integrated Products, Inc. | Mos power transistor |
JP2011249728A (en) * | 2010-05-31 | 2011-12-08 | Toshiba Corp | Semiconductor device and method for manufacturing the same |
US10672748B1 (en) | 2010-06-02 | 2020-06-02 | Maxim Integrated Products, Inc. | Use of device assembly for a generalization of three-dimensional heterogeneous technologies integration |
US8349653B2 (en) | 2010-06-02 | 2013-01-08 | Maxim Integrated Products, Inc. | Use of device assembly for a generalization of three-dimensional metal interconnect technologies |
CN102456614B (en) * | 2010-11-01 | 2013-07-24 | 上海华虹Nec电子有限公司 | Realization method for metal source-substrate passage in radio-frequency LDMOS (laterally-diffused metal oxide semiconductor) apparatus |
US20120175679A1 (en) * | 2011-01-10 | 2012-07-12 | Fabio Alessio Marino | Single structure cascode device |
KR20130123153A (en) * | 2012-05-02 | 2013-11-12 | 삼성전자주식회사 | Semiconductor device |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4455565A (en) * | 1980-02-22 | 1984-06-19 | Rca Corporation | Vertical MOSFET with an aligned gate electrode and aligned drain shield electrode |
US5155563A (en) * | 1991-03-18 | 1992-10-13 | Motorola, Inc. | Semiconductor device having low source inductance |
US5252848A (en) * | 1992-02-03 | 1993-10-12 | Motorola, Inc. | Low on resistance field effect transistor |
US5841166A (en) * | 1996-09-10 | 1998-11-24 | Spectrian, Inc. | Lateral DMOS transistor for RF/microwave applications |
US5869875A (en) * | 1997-06-10 | 1999-02-09 | Spectrian | Lateral diffused MOS transistor with trench source contact |
US5907173A (en) * | 1997-08-25 | 1999-05-25 | Lg Semicon Co., Ltd. | High voltage field effect transistor and method of fabricating the same |
US5912490A (en) * | 1997-08-04 | 1999-06-15 | Spectrian | MOSFET having buried shield plate for reduced gate/drain capacitance |
US5949104A (en) * | 1998-02-07 | 1999-09-07 | Xemod, Inc. | Source connection structure for lateral RF MOS devices |
US6001710A (en) * | 1998-03-30 | 1999-12-14 | Spectrian, Inc. | MOSFET device having recessed gate-drain shield and method |
US6215152B1 (en) * | 1998-08-05 | 2001-04-10 | Cree, Inc. | MOSFET having self-aligned gate and buried shield and method of making same |
US6372557B1 (en) * | 2000-04-19 | 2002-04-16 | Polyfet Rf Devices, Inc. | Method of manufacturing a lateral fet having source contact to substrate with low resistance |
US6521923B1 (en) * | 2002-05-25 | 2003-02-18 | Sirenza Microdevices, Inc. | Microwave field effect transistor structure on silicon carbide substrate |
US20030218209A1 (en) * | 2002-05-25 | 2003-11-27 | Xemod, Inc. | Microwave field effect transistor structure |
US6686627B2 (en) * | 2001-12-26 | 2004-02-03 | Sirenza Microdevices, Inc. | Multiple conductive plug structure for lateral RF MOS devices |
US6720618B2 (en) * | 2001-11-14 | 2004-04-13 | Kabushiki Kaisha Toshiba | Power MOSFET device |
US6836731B1 (en) * | 2001-02-05 | 2004-12-28 | Schlumberger Technology Corporation | Method and system of determining well performance |
US20050017298A1 (en) * | 2003-07-21 | 2005-01-27 | Zhijian Xie | Shielding structure for use in a metal-oxide-semiconductor device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6838731B1 (en) * | 2003-04-09 | 2005-01-04 | Sirenza Microdevices, Inc. | Microwave transistor structure having step drain region |
-
2003
- 2003-09-29 US US10/673,539 patent/US7126193B2/en not_active Expired - Lifetime
-
2006
- 2006-09-15 US US11/532,250 patent/US20070007593A1/en not_active Abandoned
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4455565A (en) * | 1980-02-22 | 1984-06-19 | Rca Corporation | Vertical MOSFET with an aligned gate electrode and aligned drain shield electrode |
US5155563A (en) * | 1991-03-18 | 1992-10-13 | Motorola, Inc. | Semiconductor device having low source inductance |
US5252848A (en) * | 1992-02-03 | 1993-10-12 | Motorola, Inc. | Low on resistance field effect transistor |
US5841166A (en) * | 1996-09-10 | 1998-11-24 | Spectrian, Inc. | Lateral DMOS transistor for RF/microwave applications |
US5869875A (en) * | 1997-06-10 | 1999-02-09 | Spectrian | Lateral diffused MOS transistor with trench source contact |
US5912490A (en) * | 1997-08-04 | 1999-06-15 | Spectrian | MOSFET having buried shield plate for reduced gate/drain capacitance |
US5907173A (en) * | 1997-08-25 | 1999-05-25 | Lg Semicon Co., Ltd. | High voltage field effect transistor and method of fabricating the same |
US5949104A (en) * | 1998-02-07 | 1999-09-07 | Xemod, Inc. | Source connection structure for lateral RF MOS devices |
US6001710A (en) * | 1998-03-30 | 1999-12-14 | Spectrian, Inc. | MOSFET device having recessed gate-drain shield and method |
US6215152B1 (en) * | 1998-08-05 | 2001-04-10 | Cree, Inc. | MOSFET having self-aligned gate and buried shield and method of making same |
US6372557B1 (en) * | 2000-04-19 | 2002-04-16 | Polyfet Rf Devices, Inc. | Method of manufacturing a lateral fet having source contact to substrate with low resistance |
US6836731B1 (en) * | 2001-02-05 | 2004-12-28 | Schlumberger Technology Corporation | Method and system of determining well performance |
US6720618B2 (en) * | 2001-11-14 | 2004-04-13 | Kabushiki Kaisha Toshiba | Power MOSFET device |
US6686627B2 (en) * | 2001-12-26 | 2004-02-03 | Sirenza Microdevices, Inc. | Multiple conductive plug structure for lateral RF MOS devices |
US6521923B1 (en) * | 2002-05-25 | 2003-02-18 | Sirenza Microdevices, Inc. | Microwave field effect transistor structure on silicon carbide substrate |
US20030218209A1 (en) * | 2002-05-25 | 2003-11-27 | Xemod, Inc. | Microwave field effect transistor structure |
US6831332B2 (en) * | 2002-05-25 | 2004-12-14 | Sirenza Microdevices, Inc. | Microwave field effect transistor structure |
US20050017298A1 (en) * | 2003-07-21 | 2005-01-27 | Zhijian Xie | Shielding structure for use in a metal-oxide-semiconductor device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050275037A1 (en) * | 2004-06-12 | 2005-12-15 | Chung Shine C | Semiconductor devices with high voltage tolerance |
Also Published As
Publication number | Publication date |
---|---|
US7126193B2 (en) | 2006-10-24 |
US20050077552A1 (en) | 2005-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070007593A1 (en) | Metal-oxide-semiconductor device with enhanced source electrode | |
US7138690B2 (en) | Shielding structure for use in a metal-oxide-semiconductor device | |
US6710416B1 (en) | Split-gate metal-oxide-semiconductor device | |
US6927453B2 (en) | Metal-oxide-semiconductor device including a buried lightly-doped drain region | |
US7148540B2 (en) | Graded conductive structure for use in a metal-oxide-semiconductor device | |
US9947787B2 (en) | Devices and methods for a power transistor having a schottky or schottky-like contact | |
US7579245B2 (en) | Dual-gate metal-oxide-semiconductor device | |
US7544557B2 (en) | Gate defined Schottky diode | |
US6855970B2 (en) | High-breakdown-voltage semiconductor device | |
US5897343A (en) | Method of making a power switching trench MOSFET having aligned source regions | |
US11721738B2 (en) | Laterally diffused metal oxide semiconductor with gate poly contact within source window | |
US20020005559A1 (en) | Lateral semiconductor device | |
US7061057B2 (en) | Laterally diffused MOS transistor having N+ source contact to N-doped substrate | |
US10510869B2 (en) | Devices and methods for a power transistor having a Schottky or Schottky-like contact | |
US6686627B2 (en) | Multiple conductive plug structure for lateral RF MOS devices | |
US7164160B2 (en) | Integrated circuit device with a vertical JFET | |
US5321291A (en) | Power MOSFET transistor | |
US9123766B2 (en) | Transistor and method of manufacturing a transistor | |
US6762456B1 (en) | Multiple conductive plug structure including at least one conductive plug region and at least one between-conductive-plug region for lateral RF MOS devices | |
US20230187385A1 (en) | Rfldmos device and manufacturing method thereof | |
CN111354799B (en) | Bidirectional asymmetric double-channel switch device and manufacturing method thereof | |
US20050110083A1 (en) | Metal-oxide-semiconductor device having improved gate arrangement | |
JPH05343435A (en) | Semiconductor device | |
JPH05218321A (en) | Field-effect transistor and its manufacture | |
JPH03235338A (en) | Field-effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |