US20070096160A1 - High frequency chip packages with connecting elements - Google Patents
High frequency chip packages with connecting elements Download PDFInfo
- Publication number
- US20070096160A1 US20070096160A1 US11/640,765 US64076506A US2007096160A1 US 20070096160 A1 US20070096160 A1 US 20070096160A1 US 64076506 A US64076506 A US 64076506A US 2007096160 A1 US2007096160 A1 US 2007096160A1
- Authority
- US
- United States
- Prior art keywords
- chip
- chips
- leads
- package
- terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002470 thermal conductor Substances 0.000 claims abstract description 65
- 229910000679 solder Inorganic materials 0.000 claims description 40
- 238000000034 method Methods 0.000 claims description 39
- 239000000969 carrier Substances 0.000 claims description 29
- 238000004891 communication Methods 0.000 claims description 11
- 238000004377 microelectronic Methods 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 230000001413 cellular effect Effects 0.000 claims description 7
- 238000010897 surface acoustic wave method Methods 0.000 claims description 7
- 238000010295 mobile communication Methods 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 115
- 239000002184 metal Substances 0.000 description 39
- 229910052751 metal Inorganic materials 0.000 description 39
- 239000008393 encapsulating agent Substances 0.000 description 25
- 239000000463 material Substances 0.000 description 24
- 239000000758 substrate Substances 0.000 description 13
- 239000010931 gold Substances 0.000 description 10
- 229910052737 gold Inorganic materials 0.000 description 10
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 9
- 230000005855 radiation Effects 0.000 description 7
- 230000006870 function Effects 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 5
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 5
- 230000000712 assembly Effects 0.000 description 5
- 238000000429 assembly Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 5
- 239000011248 coating agent Substances 0.000 description 5
- 238000000576 coating method Methods 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 238000005538 encapsulation Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000000465 moulding Methods 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 238000013519 translation Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 239000011152 fibreglass Substances 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- JVPLOXQKFGYFMN-UHFFFAOYSA-N gold tin Chemical compound [Sn].[Au] JVPLOXQKFGYFMN-UHFFFAOYSA-N 0.000 description 1
- 239000004519 grease Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 1
- 238000003701 mechanical milling Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/10—Protecting distributed programs or content, e.g. vending or licensing of copyrighted material ; Digital rights management [DRM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
- H01F17/0033—Printed inductances with the coil helically wound around a magnetic core
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49531—Additional leads the additional leads being a wiring board
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders; Supports
- H03H9/0538—Constructional combinations of supports or holders with electromechanical or other electronic elements
- H03H9/0542—Constructional combinations of supports or holders with electromechanical or other electronic elements consisting of a lateral arrangement
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders; Supports
- H03H9/0538—Constructional combinations of supports or holders with electromechanical or other electronic elements
- H03H9/0547—Constructional combinations of supports or holders with electromechanical or other electronic elements consisting of a vertical arrangement
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders; Supports
- H03H9/10—Mounting in enclosures
- H03H9/1064—Mounting in enclosures for surface acoustic wave [SAW] devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/2129—Authenticate client device independently of the user
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6611—Wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08151—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/08221—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/08225—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1751—Function
- H01L2224/17515—Bump connectors having different functions
- H01L2224/17519—Bump connectors having different functions including bump connectors providing primarily thermal dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73207—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73257—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0652—Bump or bump-like direct electrical connections from substrate to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06551—Conductive connections on the side of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06579—TAB carriers; beam leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01007—Nitrogen [N]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01031—Gallium [Ga]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01061—Promethium [Pm]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/19011—Structure including integrated passive components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19104—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H2009/0019—Surface acoustic wave multichip
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y04—INFORMATION OR COMMUNICATION TECHNOLOGIES HAVING AN IMPACT ON OTHER TECHNOLOGY AREAS
- Y04S—SYSTEMS INTEGRATING TECHNOLOGIES RELATED TO POWER NETWORK OPERATION, COMMUNICATION OR INFORMATION TECHNOLOGIES FOR IMPROVING THE ELECTRICAL POWER GENERATION, TRANSMISSION, DISTRIBUTION, MANAGEMENT OR USAGE, i.e. SMART GRIDS
- Y04S40/00—Systems for electrical power generation, transmission, distribution or end-user application management characterised by the use of communication or information technologies, or communication or information technology specific aspects supporting them
- Y04S40/20—Information technology specific aspects, e.g. CAD, simulation, modelling, system security
Definitions
- Semiconductor chips are commonly provided in packages which facilitate handling of the chip during manufacture and during mounting of the chip on an external substrate such as a circuit board or other circuit panel.
- packages suitable for surface mounting These packages typically have an external structure with exposed terminals on a bottom face of the structure. The terminals are exposed at the bottom surface of the chip carrier.
- the package is placed onto a circuit board so that each terminal on the package is aligned with the corresponding contact pad on the circuit board. Solder or other bonding material is provided between the terminals and the contact pads.
- the package can be permanently bonded in place by heating the assembly so as to melt or “reflow” the solder or otherwise activate the bonding material. Numerous packages of this general type have been proposed for various applications.
- packages include a dielectric element, commonly referred to as a “chip carrier” with terminals formed as plated or etched metallic structures on the dielectric. These terminals typically are connected to the contacts of the chip itself by features such as thin traces extending along the chip carrier itself and by fine leads or wires extending between the contacts of the chip and the terminals or traces. These packages also may include an overmolding or encapsulant covering the chip and also covering the upper of the chip carrier.
- Chips used for generating or processing radio frequency (“RF”) signals are used in wireless devices such as cellular telephones and wireless data communication devices.
- RF chips typically generate substantial amounts of heat during operation.
- RF chips require low impedance connections to external circuitry and in some cases require connections capable of handling appreciable electrical current.
- packages for RF chips desirably incorporate electrical shielding which prevents unwanted propagation of electrical magnetic fields between the RF chip and the surroundings.
- a radio frequency power amplifier chip used in a transmitter can generate significant spurious RF emissions. Other elements of the circuit must be protected from these emissions.
- a radio frequency amplifier used in a receiver should be isolated from RF emissions generated by other components.
- RF chips in a unit containing other components such as, for example, inductors, couplers, chokes, capacitors and resistors separate from the RF chip itself.
- the entire package should be as small as possible to facilitate miniaturization of the overall wireless device. Also, such packages should be manufacturable at low cost and with high reliability. All of these factors, taken together, have presented a considerable challenge heretofore.
- One aspect of the invention provides a microelectronic package including at least one lower chip, most preferably a radio frequency chip and a connecting element extending above the lower chip.
- the package desirably also includes at least one upper chip disposed above the connecting element.
- the connecting element extends horizontally outwardly, beyond the lower chip or chips.
- the connecting element includes one or more dielectric layers and one or more layers of traces extending along the dielectric layer or layers.
- the connecting element may be a single layer or multi-layer rigid circuit board or a flexible circuit panel, commonly referred to as a “tape.”
- the package most preferably also includes an assembly of components referred to herein as a bottom plane element including a plurality of terminals and a thermal conductor.
- the thermal conductor is an element having an area substantially larger than the area of each of the terminals.
- the thermal conductor most desirably is at least partially aligned with the at least one lower chip, so that the lower chip or chips overlie the thermal conductor and are in heat transfer relation therewith.
- the terminals most preferably are -substantially co-planar with the thermal conductor, such that all of these components lie at a vertical level lower than lower chip or chips.
- the terminals and thermal connector are exposed at the bottom surface of the package so that these elements can be bonded to corresponding elements of a circuit board or other external substrate when the package is mounted.
- the lower chip or chips are active semiconductor chips, most preferably RF chips such as RF power amplifier chips, whereas the upper chip or chips include one or more integrated passive chips.
- Such an integrated passive chip incorporates numerous passive components such as resistors, capacitors and inductors.
- the terminals are disposed adjacent the periphery of the package, outside the area occupied by the lower semi-conductor chip or chips. Leads extend from these terminals upwardly to the connecting element.
- the connecting element carries signals horizontally in a plane above the lower chips and the leads carry the signals down to the terminals.
- the chip carrier handles the horizontal translation or “fan out” of signal traces from the contacts of the lower chips to the periphery of the connecting element.
- the upper chip or chips can be of any size.
- all of the passive components to be incorporated in an integrated passive chip can be provided in an integrated passive chip of relatively small size.
- the thermal conductor, terminals and leads are fabricated as elements of a unitary lead frame.
- the leads can be robust, thick structures which provide low impedance connections between the terminals and the connecting element.
- the routing on the connecting element can be relatively uncomplicated and can provide room for relatively large, broad traces.
- the upper chip or chips can be mounted directly above the lower chip or chips and hence communication between the upper and lower chips can be handled by very short lines as, for example, by direct vertical connections between aligned contacts of the upper and lower chips.
- the preferred connecting elements are substantially less expensive per unit area than the chips themselves. Therefore, use of a connecting element other than the chips themselves to provide horizontal translation of the signals substantially reduces the cost of the package.
- a package according to a further embodiment of the invention includes a connecting element incorporating a dielectric element and traces extending along the dielectric element, the connecting element having top and bottom surfaces.
- the package includes at least one lower chip mounted to the bottom surface of the connecting element, at least one lower chip having a surface remote from the connector defining a lower datum at a level below the connector.
- the package according to this aspect of the invention includes a plurality of active terminals disposed at or below the lower datum and also includes a plurality of active leads in the form of elongated strips extending between the active terminals and the connecting element.
- the active leads are connected to at least some of the traces. Most desirably, at least some of the active leads are thicker than the traces on the connecting element.
- a structure can be fabricated by providing the active leads as elements of a lead frame.
- a package according to this aspect of the invention may also include one or more upper chips mounted to the top surface of the connecting element and desirably also includes an encapsulant surrounding the active leads and be at least one or lower chip.
- the lead frame according to this aspect of the invention also includes one or more temporary elements and a plurality of active terminals spaced horizontally from the plate as, for example, in rows alongside one or more edges of the plate. Most preferably, the active terminals are connected to the plate only through the temporary elements.
- the lead frame also desirably includes a plurality of active leads projecting upwardly from the active terminals and projecting above the top surface of the plate. Most preferably, these active leads also extend inwardly toward the plate. Desirably, the temporary elements extend outwardly relative to the plate beyond the active terminals.
- the temporary elements may include strips extending beside the rows of active terminals so that each row of active terminals is disposed between one such strip and the plate.
- these structures facilitate disconnection of the active terminals and active leads from the plate after assembly of the other components.
- Lead frames according to this aspect of the invention can be used in fabrication of packages as discussed above.
- a further aspect of the invention provides methods of making microelectronic packages.
- Methods according to this aspect of the invention desirably include the steps of assembling a subassembly incorporating a connecting element having top and bottom surfaces, one or more lower chips mounted to the bottom surface with a bottom plane assembly including a thermal conductor and active terminals substantially coplanar with the thermal conductor.
- the assembly step desirably is performed so that the lower chips lie between the connecting element and the thermal conductor and hence the connecting element is disposed above the thermal conductor and above the one or more lower chips.
- the method further includes the step of electrically connecting the connecting element to the active terminals.
- the bottom plane assembly includes active leads projecting upwardly from the active terminals so that the connecting element is juxtaposed with the active leads in the assembling step.
- the bottom plane assembly desirably includes a structure, such as the aforementioned lead frame having active leads projecting upwardly from the plane of the thermal conductor and the assembling step is performed so as to drop the lower chips between the active leads, into proximity with the thermal conductor.
- the subassembly used in this process may also include one or more upper chips mounted to the top surface.
- a packaged chip which includes a bottom package element and a top package element.
- Each of the package elements have an upwardly facing top surface and a downwardly facing bottom surface.
- Each package element further includes one or more dielectric layers and a plurality of conductive elements.
- the top package element overlies the bottom package element so as to define an interior space between the top and bottom package elements.
- the conductive elements of the bottom package element include bottom terminals exposed at the bottom surface of the bottom package element.
- the conductive elements of the top package element include top terminals exposed at the top surface of the top package element.
- One or more chips are disposed in the interior space and connected to at least some of the terminals of at least one of the package elements.
- the conductive elements of the top package element substantially block radiative propagation of radio frequency energy between the one or more chips and a space above the top package element.
- At least some of the terminals of the top and bottom package elements are electrically connected to one another.
- at least one chip is adapted to process radio frequency analog signals and may be a radio frequency power amplifier, for example.
- a first chip and a second chip are included in the packaged chip, each chip having a front face with contacts thereon, a rear face and edges extending between the front and rear faces, the first and second chips being stacked in face-to-face arrangement with the rear face of the second chip facing toward one of the package elements.
- the faces of the second chip are larger than the faces of the first chip, and the second chip extends beyond the first chip in at least one horizontal direction.
- a packaged chip which includes at least one chip having at least one edge, a bottom package element and a top package element.
- Each of the package elements have an upwardly facing top surface and a downwardly facing bottom surface.
- the top package element overlies the chip and the bottom package element so that the package elements define an interior space between them in which the chip is disposed.
- the conductive elements of the bottom package element include bottom terminals exposed at the bottom surface of the bottom package element.
- the conductive elements of the top package element include top terminals exposed at the top surface of the top package element.
- the chip is connected to at least some of the terminals of at least one of the package elements.
- Leads extend from one or both of the package elements into or through the interior space.
- at least some of the conductive elements of the top and bottom package elements are interconnected with one another through the leads.
- the conductive elements on at least one of the package elements include traces and at least some of the leads are formed integrally with the traces.
- at least some of the leads include wire bonds.
- the leads include bottom leads extending between the chip and the bottom package element and top leads extending between the chip and the top package element.
- the leads further include interconnect leads directly connecting at least some of the conductive elements of one of the package elements to at least some of the conductive elements of another one of the package elements.
- the packaged chip further includes interconnect pillars extending between the top and bottom package elements, interconnecting at least some of the conductive elements on the package elements with one another.
- the packaged chip further includes ball interconnect structures extending between the top and bottom package elements, interconnecting at least some of the conductive elements on the package elements with one another.
- one or more chips are disposed above the top package element and connected to at least some of the terminals of the top package element such that the conductive elements of the top package element substantially block radiative propagation of radio frequency energy between the one or more chips disposed in the interior space and the one or more chips disposed above the top package element.
- a cap panel is provided, overlying the top package element and defining a top space between the cap panel and the top package element.
- the cap panel includes conductive elements defining at least a part of an antenna.
- the conductive elements of the cap panel define a shield disposed between the antenna and the top space.
- the top and bottom package elements and the cap panel include integral portions of a unitary sheet having at least two folds therein.
- an electronic assembly which includes a first chip including a radio frequency power amplifier (RFPA), and at least one other chip disposed in vertically stacked relation to the first chip.
- a package is used to hold the chips.
- the package includes bottom terminals adapted for mounting to a circuit panel, interconnection between the chips and shielding adapted to substantially block radiative propagation of radio frequency energy between the first chip and at least one other chip of the assembly.
- Shielding is desirably provided between the first chip and a space external to the assembly.
- the package desirably includes at least a portion of an antenna.
- the shielding is desirably adapted to shield the at least one other chip from RF energy radiated from the first chip.
- the electronic assembly forms part of a portable electronic communication device, a handset, and a cellular mobile communication device including a handset.
- an electronic assembly which includes a first chip having a radio frequency power amplifier (RFPA) adapted to produce at least 10 milliwatts RF power.
- RFPA radio frequency power amplifier
- a second chip including a surface acoustic wave chip is also provided in the assembly.
- the first and second chips are held by a package which includes bottom terminals adapted for mounting to a circuit panel and shielding between the first chip and the second chip.
- the shielding is desirably adapted to shield the second chip from RF energy radiated from the first chip.
- the package occupies a volume of less than about 0.5 cm 3 .
- a packaged chip which includes at least one lower chip.
- a top package element is provided extending above the lower chip and extending in horizontal directions beyond the lower chip.
- At least one lower chip is mounted to the top package element.
- a plurality of leads extend downwardly from the top package element. In such arrangement, the top package element and the leads substantially block radiative propagation of radio frequency energy between the lower chip and a space above the top package element.
- the leads are such as selected from the group consisting of pre-formed solder features, pillars, wire bonds, and leads formed integrally to a the chip carrier.
- At least one lower chip includes a functional element such as selected from the group consisting of radio frequency (RF) transmitter, RF power amplifier, RF energy switch, and filter.
- the filter can be a surface acoustic wave type filter, for example.
- one or more upper chips are disposed above the package element.
- the one or more upper chips include one or more functional elements such as selected from the group consisting of RF receiver, low noise amplifier, RF mixer, IF mixer, sampler, oscillator, and signal processor.
- FIG. 1 is a top plan view of a lead frame in accordance with one embodiment of the invention.
- FIG. 2 is a sectional view taken along line 2 - 2 in FIG. 1 .
- FIG. 3 is a fragmentary sectional view taken along line 3 - 3 in FIG. 1 .
- FIG. 4 is a view similar to FIG. 2 but depicting the lead frame in conjunction with a subassembly during the step of a manufacturing process.
- FIG. 5 is a fragmentary sectional view of the subassembly depicted in FIG. 4 .
- FIG. 6 is a top plan view of the assembly formed from the subassembly and lead frame of FIG. 3 .
- FIG. 7 is a top plan view depicting the assembly in a later stage of manufacture.
- FIG. 8 is a sectional view depicting the assembly of FIG. 7 in conjunction with a circuit board.
- FIG. 9 is a fragmentary sectional view of the assembly and circuit board of FIG. 8 , taken along line 9 - 8 in FIG. 7 .
- FIG. 10 is a sectional view illustrating a package in accordance with a further embodiment of the invention.
- FIG. 11 is a sectional view depicting a package in accordance with a further embodiment of the invention.
- FIG. 12 is a view similar to FIG. 10 but depicting a package in accordance with yet another embodiment of the present invention.
- FIG. 13 is a fragmentary sectional view of a connecting element used in another embodiment of the invention.
- FIG. 14 is a view similar to FIG. 1 but depicting a lead frame in accordance with a further embodiment of the invention.
- FIG. 15 is a diagrammatic section view of a packaged chip according to a further embodiment of the invention.
- FIG. 16 is a cutaway perspective view of the packaged chip according to the embodiment of the invention shown in FIG. 15 .
- FIGS. 17-18 are diagrammatic sectional views of packaged chips according to yet other embodiments of the invention.
- FIGS. 19-24 are diagrammatic sectional views of packaged chips according to still further embodiments of the invention.
- FIG. 25 is a high-level diagrammatic plan view of packaged chips according to an embodiment of the invention.
- FIGS. 26-28 are diagrammatic sectional views of packaged chips according to still further embodiments of the invention.
- FIGS. 29-31 are diagrammatic sectional views of packaged chips according to yet other embodiments of the invention.
- FIGS. 32 and 33 are diagrammatic sectional views of packaged chips according to still other embodiments of the invention.
- a lead frame 20 in accordance with one embodiment of the invention ( FIG. 1 ) is formed as a unitary structure from a metal such as copper as, for example, copper on the order of 50-500 microns thick.
- the lead frame in accordance with this embodiment includes a central thermal conductor or plate 22 which is generally rectangular and has a pair of opposed edges 24 referred to herein as the active edges of the plate and a pair of additional opposed edges 26 referred to herein as the ground edges.
- the plate also has a top surface 28 and a bottom surface 30 .
- the lead frame includes a pair of smaller rectangular plates referred to herein as ground buses 32 extending parallel to the ground edges 26 of the central plate.
- ground buses 32 can be used as ground connections in a completed assembly or as a power bus for supplying power.
- ground bus shall refer to the structure, in which ever way it is used.
- the ground buses are connected to central plate 22 by a set of ground struts 34 projecting outwardly from central plate 22 .
- a temporary element or rail 36 extends alongside each active edge 24 .
- Each temporary element is connected by an additional temporary element or rails 38 to the ground buses 32 .
- the central plate 22 , ground buses 32 , struts 34 and temporary elements 36 and 38 all lie in a common plane.
- the term “horizontal” is used to refer to directions in the plane of the structure, i.e., the directions along the drawing sheet in FIG. 1 and the directions to the left and right in FIG. 2 .
- the term “vertical” and the corresponding terms “upwardly” and “downwardly” are used to refer to directions transverse to this plane.
- the term “horizontally outwardly” is used as referring to directions away from the central plate 22 whereas the term “inwardly” is used as referring to horizontal directions towards the center of the plate.
- a set of ground leads 40 project upwardly from each ground bus 32 .
- the ground leads associated with each ground bus also project horizontally inwardly from the ground bus toward plate 22 .
- the ground leads 40 associated with each ground bus 32 are interspersed with the ground struts 34 which connect the ground bus to central plate 22 .
- each ground lead 40 defines an upper land 41 at its inner end.
- a row of active leads 42 is provided alongside each active edge 24 of central plate 22 .
- the active leads of each row are integral with the temporary element 36 extending alongside the active edge adjacent such row.
- Each active lead projects inwardly from the temporary element and also projects upwardly above the plane above the temporary elements.
- each active lead defines an upper land 43 at its inner end, above the plane of plate 22 and defines a lower land 45 or active terminal at its outer end, remote from the plate and adjacent to the temporary element 36 .
- the upper land 43 of the active leads desirably are coplanar with the upper land 41 of the ground leads, whereas the lower lands 45 desirably are coplanar with the bottom surface 30 of plate 22 .
- Lead frame 20 desirably is provided in the form of a continuous or semi-continuous tape, strip or sheet incorporating numerous lead frames as described above.
- FIG. 1 the lead frame 20 discussed above is shown in conjunction with a portion of an adjacent lead frame 20 a .
- the lead frames join one another along the temporary elements 36 and along the outer edges of the ground buses 34 and adjacent temporary elements 38 .
- a subassembly 50 incorporates a connecting element 52 in the form of a circuit panel having a dielectric layer 54 defining a top surface 56 and a bottom surface 58 .
- the circuit panel is generally rectangular, and defines edges 53 , referred to herein as ground edges, and edges 55 , referred to herein as active edges.
- Dielectric element 54 has conductive elements or traces 60 on a top surface 56 and also has conductive elements or traces 62 on bottom surface 58 ( FIG. 5 ).
- the conductive features on the connecting element typically are formed from layers of metal on the order of 5-50 ⁇ m thick, as conventionally employed in flexible circuits. These features can be formed by known etching or plating processes used in fabrication of flexible circuits or circuit boards.
- the circuit panel defines mounting pads 64 on its top surface and further mounting pads 65 on its bottom surface.
- the circuit panel includes conductive through vias 66 extending between the top and bottom surfaces of the circuit panel. Some of the vias 65 directly interconnect pads 64 on the top surface with corresponding pads 66 on the bottom surface. Other vias, such as via 65 ( FIG. 6 ) interconnects a top surface trace 60 a with a bottom surface trace 62 a .
- Subassemblies 50 desirably are provided in the form of a continuous strip or tape (not shown) incorporating numerous connecting elements formed on the same dielectric layer or layers. The features of these connecting elements are provided at a repeat distance equal to the repeat distance between adjacent lead frames in the strip or tape of lead frames discussed above.
- the circuit panel can have any type of commonly used dielectric layers.
- the circuit panel can include a dielectric layer 54 of an FR-4 or FR-5 epoxy reinforced fiberglass board, BT resin and/or polyimide.
- BT resin and/or polyimide can be used in either reinforced or unreinforced circuit panels.
- the circuit panel can be formed having as a tape having a flexible dielectric layer.
- Connecting element 52 may be provided with a set of relatively large pads or lands 70 on bottom surface 58 at the periphery of the connecting element, adjacent edges 53 and 55 .
- the traces and other metallic features interconnect these lands with some or all of the pads 64 and 66 discussed above.
- the conductive features on the bottom surface 58 include a large, generally rectangular ground plane 62 b extending between ground edges 53 and incorporating several lands 70 at the ground edges.
- the ground plane 62 b may have openings 63 ( FIGS. 5 and 6 ) to provide electrical isolation from some of the pads 66 on the bottom surface.
- the conductive features or traces on the bottom surface also include a pair of large RF pads 62 c ( FIG.
- the subassembly further includes a pair of lower chips 72 .
- Each lower chip has a front surface 74 with contacts 76 exposed at such front surface.
- Each lower chip also has a rear surface 78 and edges 80 extending between the front and rear surfaces.
- the lower chips are mounted on the bottom surface 58 of the connecting element and connected to the pads 66 on the bottom surface by solder balls 82 or other conductive bonding material.
- solder balls 82 may be used for joining the chips to the connecting element.
- fluxless soldering process can be carried out, for example, in an atmosphere of nitrogen or other inert atmosphere, or under vacuum.
- stud bumps or balls having gold at their surfaces, or formed entirely of gold can be diffusion-bonded to corresponding lands 66 or other features of connecting element 52 having contacting surface of tin.
- gold stud bumps are formed on the chips by a wire bonder, when such chips are still in pre-diced wafer form. Such process permits the gold stud bumps to be applied at a desirably high rate and the pitch and height of bumps to be well controlled.
- the reverse variant, with the gold stud bumps provided on the lands and with the compatible bonding surfaces on the chips, may also be used.
- Lower chips 72 are mounted side-by-side adjacent the center of the connecting element and, hence, remote from edges 53 and 55 .
- the connecting element extends horizontally outwardly, beyond the lower chips, so that the lands 70 project outwardly beyond the lower chips.
- the subassembly further includes an upper chip 84 having a front surface 86 with contacts 88 thereon and also having a rear or upwardly-facing surface 90 and edges 92 extending between the front and rear surfaces.
- the upper chip is mounted on the upper surface 56 of the connecting element in substantially the same way as the lower chip, so that the contacts 88 of the upper chip are bonded to the pads 64 on the upper surface of the connecting element, as by solder balls or other conductive bonding material 94 .
- the chips may be assembled to the connecting element by conventional bonding techniques such as those commonly employed in flip-chip bonding. With the chips mounted in this manner, the chips are interconnected with one another, and with the lands 70 of the connecting element. Because upper chip 84 is mounted over the lower chips 72 , some or all the contacts of the upper and lower chips can be aligned with one another. Some or all of the interconnections between the upper and lower chips can be short, straight-through connections, each such straight-through connection being defined by a single conductive via 65 extending between a contact 82 of the lower chip and a contact 88 of the upper chip aligned therewith.
- lower chips 72 are active, radio frequency chips such as radio frequency power amplifier chips
- upper chip 84 is an integrated passive chip having passive components such as resistors and capacitors, but having no active components.
- the subassembly can be tested for proper function as, for example, by engaging lands 70 with contacts on a test fixture.
- additional contact points or test lands can be provided on connecting element 52 .
- the connecting element may itself include passive components such as resistors, capacitors and, particularly, inductors.
- inductors can be formed by traces and other electrically conductive elements of a circuit panel and also can be formed by interconnections between elements as, for example, by interconnections between traces of the circuit panel and conductive elements on one of the chips.
- inductors may be defined by conductive elements on the panel or connecting element 52 in conjunction with conductive elements on the upper or passive chip 84 .
- subassembly 50 is assembled to the lead frame 20 described above. As best seen in FIGS. 4 and 6 , the subassembly 50 is aligned over the lead frame so that the lands 70 adjacent ground edges 53 of the connecting element overlie the upper lands 41 of the ground leads, whereas the lands 70 adjacent the active edges 55 overlie the upper lands 43 of the active leads.
- the subassembly is advanced downwardly relative to the lead frame, by moving the subassembly downwardly or moving the lead frame upwardly, so as to engage the lands of the connecting element with the upper lands of the lead frame.
- solder balls or other conductive bonding materials 96 are provided on the lands 70 of the connecting element or on the lands of the lead frame.
- the solder balls 96 may be applied in the same process used to apply the solder balls for mounting the lower chips 72 .
- the lead frame can be “tinned” or provided with a thin coating of a solder or other bonding material on the upper lands 41 and 43 prior to assembling the lead frame with the subassembly.
- a diffusion bonding material set such as a layer of tin on the lands 70 of the connecting element and a layer of gold on the lands 41 and 43 of the lead frame, or vice-versa, also may be used.
- the lands 70 of the connecting element are bonded to the lands of the lead frame, thereby electrically connecting the conductive elements of the connecting element with the active leads and ground leads of the lead frame.
- the rear surfaces 78 of the lower chips may be brought into direct abutment with the central plate or thermal conductor 22 of the lead frame.
- a layer of a die attach which desirably is relatively thin and thermally conductive, may be provided between the rear surfaces of the lower chips and the central plate.
- the die attach may be a metallic die attach such as a solder may be used.
- an intermetallic bond may be used.
- the thermal conductor 22 of the lead frame may be formed from copper and may be provided with a thin coating of tin, solder or other metallic bonding material for presenting a cooperating bonding surface for metallized surfaces of lower chips 72 .
- the rear surfaces of the lower chips 72 are desirably metallized by a coating of gold such that a tin-gold or solder-gold contact is formed when lower chips 72 are joined to the tinned surface of thermal conductor 22 .
- the reverse arrangement can also be used, with the rear surfaces of the lower chips metallized by a coating of tin and the thermal conductor coated, e.g. plated, with gold.
- this process is performed while the lead frame is still in the form of a continuous strip or tape with other adjacent lead frames, and while the connectors 50 are also in the form of a continuous strip or tape, so that multiple subassemblies are united with multiple lead frames or bottom plane elements in a single operation.
- the resulting assemblies are encapsulated by overmolding with a protective resin as, for example, an epoxy, polyimide or other dielectric composition.
- a protective resin as, for example, an epoxy, polyimide or other dielectric composition.
- This process may be performed in a conventional mold.
- the bottom surface of the lead frame is protected during this process by a film or other temporary covering (not shown) or by one of the surfaces of the mold (not shown), so that the molding processes leaves these bottom surfaces free of the resin.
- the encapsulated assemblies formed on the various lead frames in the strip or tape are cut apart from one another or “singulated.”
- the temporary elements 36 and 38 and the outer margins of the ground buses 32 are cut away from the remainder of the lead frame. Because these temporary elements and outer margins lie at the outboard edges of the assembly, they can be removed during the singulation process without damaging the other components. Also, at the time these elements are removed, the other elements of the assembly are supported and held by the encapsulant.
- the resulting assembly ( FIGS. 7-9 ) has the connecting element 52 and chips 84 and 72 embedded in a mass 100 of encapsulant.
- the mass has a bottom surface 120 near the plane of the thermal conductor, ground edge surfaces 122 projecting upwardly from the bottom surface adjacent ground busses 32 and active edge surfaces 124 projecting upwardly from the bottom surface at the rows of active terminals 45 .
- each active lead 42 and active terminal 45 is electrically isolated from the other active leads and active terminals, but is maintained in position by the encapsulant mass 100 .
- the upper portions of the ground leads 40 and active leads 42 ( FIG. 9 ) are also embedded in the encapsulant, so that these leads are fixed in position relative to the connecting element 52 . However, the ground buses 32 and the lower lands 45 defined by the active leads remain exposed at the bottom surface 120 of the mass.
- the bottom surface of the central plate or thermal conductor 22 also remains exposed at the bottom surface of the mass.
- the thermal conductor, ground buses and terminals lie below a lower datum plane 91 defined by the rear surfaces of lower chips 72 . Depending upon the exact conditions used for molding, these surfaces may be recessed relative to the surrounding bottom surface of the encapsulant mass, or may project slightly below the surrounding encapsulant, or else may be flush with the bottom surface of the encapsulant as seen in FIGS. 8 and 9 . However, the surfaces of the ground buses, central plate and lower lands of the active leads remain accessible so that they can be contacted by bonding material applied to the bottom of the package, i.e., to the surface facing downwardly in FIGS. 8 and 9 .
- the lower lands or active terminals 45 are disposed adjacent the edges 124 of the encapsulant mass 100 and, hence, adjacent the edges of the package.
- the ground buses 32 are also disposed adjacent other edges 122 of the encapsulant mass 100 .
- the resulting package can be surface-mounted to a circuit board 102 or other circuit panel.
- the circuit board has ground contacts 104 , active contact pads 106 ( FIG. 9 ) and a large thermal contact pad ( 108 ) ( FIG. 8 ) arranged in a pattern corresponding to the pattern of the ground buses 32 , lower lands or active terminals 45 , and the central plate 22 .
- the package can be bonded to the circuit board by solder-bonding.
- a layer of solder 110 or other bonding material is provided between the central plate or thermal conductor 22 and the thermal pad 108 , whereas smaller masses of bonding material 112 provided between the ground contact pads 104 and the ground buses 32 .
- bonding material 114 are provided between the other contact pads 106 and the active terminals 45 .
- the bonding material may be provided as a pretinning or coating on the lead frame.
- the circuit board has appropriate signal connections to each of the contact pads 106 associated with the active terminals 45 .
- the active terminals 45 serve as active signal contacts for the packaged assembly.
- the ground buses 32 and central plate 22 serve as ground contacts.
- the bonded plate 22 serves as a thermal conductor for conducting heat from the lower chips 72 and other elements of the package into the circuit board.
- the plate or thermal conductor 22 has a large surface area and high thermal conductivity.
- the large mass 110 of bonding material provides a similar low resistance thermal path from the plate to the thermal pad 108 on the circuit board.
- Active leads 42 and ground leads 40 provide robust connections between the conductive elements of connecting element 52 and the circuit board.
- the central plate or thermal conductor 22 provides electromagnetic shielding below the lower chips 72 .
- the large ground plane 62 B ( FIG. 6 ) and other metallic components on the connecting element 52 provide additional shielding over the top of the lower chips.
- ground leads 40 a are attached to the thermal conductor 22 and extend horizontally outwardly therefrom, to define upper leads 41 a which are bonded to corresponding leads of the connecting element 52 .
- one or more of the ground buses 32 of the lead frame 20 can be eliminated when ground leads 32 are connected to the thermal conductor and conductive interconnection to ground is further provided through the thermal conductor.
- the assembly of FIG. 10 is generally similar to the assembly described above relative to FIGS. 7-9 .
- the assembly of FIG. 10 includes two lower chips 172 and two upper chips 184 .
- the lower or active chips 172 include a radio frequency chip, such as a high performance chip fabricated in a gallium arsenide technology, and a complementary metal oxide semiconductor (CMOS) chip such as a power controller chip.
- Upper chips 184 desirably include integrated passive devices.
- One upper chip 184 is associated with each of the lower chips 172 .
- the contacts of the associated chips may be aligned with one another so as to provide straight-through connections between upper and lower chips similar to those described above with reference to FIGS. 4-6 .
- the connecting element 152 may include a multilayer laminate substrate (MLC), including several metal layers as, for example, four metal layers.
- Upper chips 184 and lower chips 172 are flip-chip mounted to the connecting element 152 in the same manner as described above.
- the assembly of the connecting element 152 and chips 172 , 184 is mounted to the lead frame in the same manner as discussed above, by bonding leads 140 to pads 170 and by abutting the rear surfaces of the lower chips with the thermal conductor 123 of the lead frame or bonding the rear surfaces of the lower chips to the thermal conductor.
- Encapsulation and singulation of the joined assembly is desirably performed in generally the same manner as described above with respect to FIGS. 7-9 .
- the encapsulant 100 is applied so that the edge surfaces 121 lie inwardly of ground busses 32 , i.e., so that the ground busses 32 which form the terminals for the ground leads 140 project outwardly beyond the adjacent edge surfaces of the encapsulant mass.
- the ground leads 140 connected to the ground busses project upwardly outside of the encapsulant, and extend inwardly, into the encapsulant above the bottom plane of the assembly.
- the active leads (not shown) have a similar configuration; the terminals associated with these leads also project outwardly beyond the edges of the encapsulant mass.
- solder fillets 177 may be formed on the top surfaces of the terminals, i.e., on the top surfaces of ground busses 32 and on the top surfaces of the terminals associated with the active leads.
- the solder fillets may be integral with the solder which connects the terminals to the circuit panel.
- the solder fillets provide further enhanced heat dissipation from the package, including enhanced thermal conduction to the circuit panel.
- the bottom plane element of the package is defined by a chip carrier rather than a lead frame.
- the chip carrier 200 includes a bottom plane dielectric layer 202 with a central thermal conductor 204 and terminals 206 thereon.
- the terminals and thermal conductor in this embodiment are exposed at the bottom surface 208 of the dielectric layer by holes 210 extending through the dielectric layer.
- the dielectric layer also has bond windows 212 extending through it.
- Leads 214 associated with the terminals 206 may be formed integrally with the terminals. Leads 214 may extend across the bond windows, in the plane of the terminals 206 and the thermal conductor 204 .
- the inner ends 216 of the leads may be temporarily connected to the thermal conductor 204 as, for example, by frangible elements (not shown).
- a subassembly 250 similar to the subassembly 50 , may be assembled with such a carrier, and the leads 214 may be bent upwardly and bonded to the lands 270 on the periphery of the connecting element 252 .
- a bonding tool may be advanced through the bond window to bend and bond the leads.
- the lead-bonding operation may be generally as disclosed in as disclosed, for example, in U.S. Pat. No. 5,915,752, the disclosure of which is hereby incorporated by reference herein.
- the resulting assembly may be encapsulated so as to form an encapsulant mass 218 overlying the upper surfaces of the terminals 206 and dielectric element 202 of the bottom plane element.
- the encapsulation process is conducted in a manner which leaves the terminals 206 and thermal conductor 204 exposed as, for example, by covering the bond windows 212 before introducing an encapsulant over the top surface of the dielectric element 206 .
- the conductive elements (not shown) on the connecting element 252 serve as connections between the chips and the lands 270 of the connecting element.
- the connecting element 252 extends horizontally outwardly beyond the lower chips 272 .
- a package according to yet another embodiment uses a bottom plane element 300 , which also incorporates a dielectric layer 302 , terminals 306 and thermal conductor 308 , similar to the corresponding elements discussed above with reference to FIG. 11 .
- the leads 314 which connect the conductive features of the connecting element 352 to the terminals 306 are provided as strips formed integrally with the conductive elements of connecting element 352 .
- Leads 314 may project outwardly from the edges of connecting element 352 .
- the leads 314 initially may extend across bond windows 312 in the dielectric layer of the connecting element and may be displaced downwardly from the plane of the connecting element by a bonding tool, using a process similar to that discussed above.
- the encapsulant mass 318 and other components may be covered by a conductive electrical shield or can 320 .
- a heat sink may be provided only on the upper surface of the encapsulant mass.
- the heat sink, shield or can 320 may be disposed directly on the rear surface of the upper chip 384 or may be connected thereto by a layer of a thermally-conductive grease or other flowable material 322 .
- the bottom edge of can 320 may be solder-bonded to the circuit panel when the assembly is mounted to the panel, to provide a ground connection and to enhance thermal conduction to the panel.
- Such a can may be provided with a solder fillet similar to the fillet discussed above with reference to FIG. 10 , with the solder fillet extending up along the sides of the can.
- the package may include discrete electrical components mounted to the connecting element or to the bottom plane element.
- the chips are mounted with their front or contact-bearing surfaces facing toward the connecting element.
- one or more of the chips may have their front surfaces facing away from the connecting element, with the contacts of such chip being electrically connected to the connecting element by leads such as wire bonds.
- the connecting element may include any number of layers of dielectric and any number of layers of conductive features.
- the connecting element may be a multi-layer structure with internal conductive layers as well as layers on its upper and lower surfaces.
- internal conductive layers may include layers of traces or one or more ground planes, or other conductive planes.
- a connecting element 450 may incorporate a single dielectric layer 454 and a single layer of conductive features on its top surface. The single layer defines pads 464 and traces 460 on the top surface. Some or all of the conductive features may be exposed through holes 465 in the dielectric layer to define further pads 466 exposed at the bottom surface 458 of the dielectric layer.
- lands 470 adjacent the edges of the dielectric layer 454 may be exposed through holes 471 in the dielectric layer for connection to a bottom plane assembly as discussed above.
- a similar structure may have conductive elements disposed only on the bottom surface and may similarly define pads exposed on both surfaces.
- a lead frame in accordance with a further embodiment of the invention includes a plurality of terminal leads 542 , each having a lower land or terminal 545 and an upper land 543 similar to the corresponding features of the active leads 42 discussed above with reference to FIG. 3 .
- the lead frame of FIG. 14 further includes inductors 501 .
- Each inductor includes a series of strips 503 cooperatively defining a turn or partial turn about an axis perpendicular to the plane of the drawing in FIG. 14 .
- a pair of inductor leads 505 is provided for each inductor.
- Each inductor lead has a lower end 507 connected to one of the strips and an upper end 509 forming an upper land.
- the upper lands of the inductor leads are coplanar with the upper ends of the terminal leads.
- the elements of the lead frame are physically connected to one another by temporary elements 536 .
- a lead frame according to this embodiment can be assembled to a connecting element or subassembly (not shown) in the same manner as discussed above with reference to FIGS. 1-9 .
- the connecting element has lands corresponding to the terminal leads and has additional lands corresponding to the inductor leads.
- assembly of the connecting element to the lead frame serves to connect the inductors in circuit with the traces on the connecting element.
- the temporary elements 536 are removed, leaving the terminals isolated from one another and from the inductors.
- inductors formed integrally with a lead frame provides inductors formed from the relatively thick metal of the lead frame, and hence with very low internal resistance and correspondingly high Q values.
- the spiral inductors shown in FIG. 14 are merely illustrative; other types of inductors, such as those described in the aforementioned international application, can be made using conductive elements of the lead frame as parts of the inductors.
- the inductor leads can connect to one or more of the chips, rather than to the connecting element or circuit panel.
- the terminals and leads which will be used as ground connections to the circuit board are interspersed with the other terminals and leads. Stated another way, it is not essential to provide the ground features concentrated on a particular edge of the structure.
- the embodiment of FIG. 14 omits the thermal conductor or central plate used in the embodiment of FIG. 1 .
- the thermal conductor also may be omitted in the other embodiments as, for example, in the embodiments of FIGS. 11 and 12 . Where the thermal conductor is omitted, the bottom surfaces of the lower chips optionally may be exposed at the bottom surface of the package so that the bottom surfaces of the lower chips can be bonded to elements of the circuit panel when the package is mounted on the circuit panel.
- the bottom surfaces of the lower chips may be coplanar with the terminals which serve to connect the package to the circuit panel.
- the bottom surfaces of the lower chips may be tinned or otherwise metallized to facilitate bonding during a surface-mounting operation or other operation used to mount the package to the panel.
- the connecting element 652 is a chip carrier including a dielectric layer 658 and an upper patterned metallic layer defining lands 654 exposed at a top side of the chip carrier, and a lower patterned metallic layer defining lands 656 exposed at a bottom side and interconnect terminals 670 , also exposed at the bottom side of the connecting element or chip carrier.
- the lower patterned metallic layer also defines a ground bus 691 ( FIG. 16 ) which is also exposed at the bottom surface of the connecting element 652 .
- One or both of the metallic layers further define traces 653 connecting interconnect terminals 672 with the lands and vias interconnecting some or all of the lands 656 with lands 654 .
- the connecting element may include more than one layer of dielectric and may include more than two metallic layers.
- the connecting element may include only one metallic layer defining lands exposed at both sides of the chip carrier.
- the bottom plane element 660 is provided as a lower chip carrier generally similar to the bottom plane element 200 discussed above with reference to FIG. 11 .
- bottom plane element 660 includes a dielectric layer 662 and a patterned metallic layer 664 above the dielectric layer. This patterned metal layer defines active terminals 672 , interconnect terminals 671 and traces 692 connecting the active terminals with the interconnect terminals, as well as additional component mounting terminals 676 .
- the additional component mounting terminals are connected to some of the interconnect terminals 671 by additional traces (not shown).
- the active terminals 672 are exposed at the bottom surface of the bottom plane element through holes in dielectric layer 662 . Some or all of the additional component mounting terminals 676 may also be exposed at the bottom surface through holes in the dielectric layer.
- the same patterned metal layer also defines a thermal conductor 620 , which is also exposed at the bottom surface of the chip carrier through a large opening in the dielectric layer.
- the metallic layer may be in the form of a continuous metal layer defining the thermal conductor 620 and extending over substantially all of the upper surface of the dielectric layer except for those regions occupied by the terminals and traces.
- the continuous metal layer surrounds the terminals and traces, but is electrically isolated from these features by small gaps in the metallic layer.
- the continuous metallic layer provides an effective RF shield.
- One or more lower chips 611 for example, active radio frequency chips are disposed below connecting element 652 and conductively attached as discussed above, to lands 656 on the bottom side of connecting element 652 .
- One or more upper chips 613 for example, passive chips including one or more integrated passive components, are conductively attached to lands 654 of the upper patterned metal layer 664 .
- large solder balls 622 extend between interconnect terminals 671 and 672 , thereby connecting active terminals 672 on the bottom plane element or lower chip carrier 660 and the additional component mounting terminals 676 to the connecting element 652 and to chips 611 and 613 .
- Some or all of the active terminals 672 may be directly connected by solder balls 622 a to interconnect terminals 670 on the connecting element. Stated another way, some or all of the active terminals may also serve as interconnect terminals.
- Some of the large solder balls 622 b ( FIG. 16 ) also connect the continuous metal layer and thermal conductor 620 with the ground bus 691 of the connecting element or upper chip carrier 652 .
- the large solder balls 622 are located outside of the area in which lower chip 613 is attached to upper chip carrier 652 , desirably flanking a plurality of the peripheral edges of lower chip 613 .
- One or more discrete devices 686 e.g. passive electronic components such as capacitors, resistors and inductors, are bonded to additional element mounting terminals 676 of the lower chip carrier 660 , and are connected to one or both of the chips 611 , 613 through some of the interconnect terminals 670 and 671 and large solder balls 622 .
- the discrete device 686 is disposed outside of the region covered by the connecting element or upper chip carrier 652 and projects upwardly to or beyond the level of the connecting element 652 . This arrangement allows the package to accommodate relatively thick discrete devices while maintaining a relatively small overall package height.
- solder balls to form the connections between bottom plane element or lower chip carrier and the connecting element or upper chip carrier avoids the need for bond windows in the connecting element or in the bottom plane element, which reduces the cost of these elements. Moreover, such connection is also desirable as it avoids a need for the connecting element to be selectively metallized.
- the package of FIGS. 15 and 16 can be assembled by first bonding chips 611 and 613 to connecting element 652 and then bonding the connecting element 652 to lower chip carrier 660 using solder balls 622 .
- the rear surface of lower chip 611 is desirably bonded to the thermal conductor of 620 the lower chip carrier 660 at the same time that the connecting element 652 is bonded to lower chip carrier 660 .
- the resulting assembly may be encapsulated so as to form an encapsulant mass 618 overlying the surfaces of the connecting element 652 and extending between the lower chip carrier 660 and the connecting element 652 .
- Discrete component 686 can be bonded to terminals 676 at any time prior to encapsulation.
- An alternative assembly process involves aligning upper and lower chips, the connecting element 652 and lower chip carrier or bottom plane element 660 and then reflowing the aligned elements to form bonded connections between the elements of the assembly in one step.
- the active terminals 672 , thermal conductor 620 and, optionally, the additional element terminals 676 of the lower chip carrier 660 are bonded to corresponding terminals of a circuit board or other circuit panel by thin masses or layers of solder or other bonding material forming a land grid array, in the same manner as discussed above.
- the thermal conductor or continuous layer 620 desirably is mounted to a large, grounded pad on the circuit panel so that the thermal conductor serves as both a ground connection and an RF shielding element.
- the thermal conductor may be omitted and the rear surface of the lower chip may be exposed at the bottom surface of the package, so that the rear surface of the lower chip is bonded directly to the circuit panel when the package is mounted to the panel.
- FIG. 17 is identical to the embodiment shown in FIGS. 15 and 16 except that posts 722 extending from upper chip carrier 752 are provided for interconnecting the upper chip carrier 752 to the lower chip carrier 760 , in place of the large solder balls 622 shown in FIGS. 15 and 16 .
- Posts 722 are desirably formed of copper or other metallic material by etching in a manner such as that described in U.S. Pat. No. 6,177,636 and in commonly assigned U.S. Provisional Application No. 60/508,970 filed Oct. 6, 2003, serial number not yet assigned, the disclosures of which are hereby incorporated herein by reference.
- the lands 730 used for interconnection with lower chips 711 may be formed by the process disclosed in such provisional application for lowering the height of initially formed metal posts.
- the copper posts 722 are plated with an adhesion-promoting metal such as nickel, and then gold for corrosion resistance.
- the gold-plated posts 722 are then bonded by masses 732 of bonding material, e.g. solder, tin, eutectic composition, etc., to terminals 772 of the lower chip carrier 760 .
- the embodiment of FIG. 18 is identical to the embodiment shown in FIG. 17 except that through posts 822 are formed to extend upwardly from the lower chip carrier 860 instead of downwardly from the upper chip carrier 852 .
- Posts 822 are joined to corresponding terminals 870 of the upper chip carrier 852 by bonding material 832 .
- FIG. 19 illustrates an assembly 1400 according to another embodiment of the invention in which in which one or more chips 1414 , 1415 are disposed in an interior space between a lower package element or bottom plane element 1418 and an upper package element or connecting element 1430 .
- the lower package element 1418 can be a chip carrier which includes a sheet-like dielectric element 1419 having a patterned metal conductive layer 1420 disposed on the top surface of such dielectric element.
- This metallic layer defines lower terminals 1422 exposed through holes in dielectric layer 1419 at a bottom surface 1424 of the lower chip carrier 1418 for interconnection to elements below the bottom surface.
- Metallic layer 1420 also includes a thermal conductor such as the thermal conductor described above with reference to FIG.
- the thermal conductor being exposed at the bottom surface of the lower chip carrier by way of holes in dielectric layer 1418 .
- the thermal conductor optionally may be in the form of a substantially continuous layer which extends around other components of the metallic layer and which provides a large ground plane as discussed above.
- other package elements such as a lead frame; a sheet-like dielectric element having a metallic layer on its bottom surface or having plural metallic layers; or a multilayer circuit panel having multiple dielectric layers and having one or more conductive layers, such as those described above and those described in the '509 Application, may be used as the lower package element.
- One or more of the chips is a passive chip 1415 as discussed above having integrated passive devices.
- the passive chip can be provided with one or more discrete passive devices 1441 mounted to the front contact-bearing surface 1417 of the passive chip.
- One or more chips is an “active chip” 1414 having one or more integrated active devices.
- the passive chip 1415 is desirably flip-chip attached to the active chips 1414 through a surface mount means such as a solder ball or solder bump array, land grid array, etc.
- Active chips 1414 have upwardly facing front contact-bearing surfaces 1435 and downwardly facing rear surfaces 1437 which are disposed in contacting relation to the lower chip carrier 1418 .
- the downwardly-facing rear surfaces 1437 of the active chips 1414 are desirably mounted to the metallic layer 1420 of the lower chip carrier 1418 by a bonding material 1432 having a high thermal conductivity as, for example a metallic bonding material.
- the passive chip 1415 has a rear surface 1416 which is mounted to upper chip carrier 1430 .
- Upper chip carrier 1430 is disposed above the passive chip 1415 .
- the upper chip carrier 1430 is depicted as a multilayer panel having a plurality of layers of metallic features 1438 including traces, bond pads 1429 on its bottom surface, terminals 1431 on its top surface and vias 1434 extending within and through the panel such that the traces and vias conductively interconnect at least some of the bond pads 1429 with at least some of the terminals 1431 .
- the metallic features 1438 of the top chip carrier desirably include a substantially continuous conductive plane such as a thermal spreader 1403 or other features sufficient to form a barrier to electromagnetic radiation at the operating frequencies to be employed in the assembly.
- Other forms of package elements such as, for example, a lead frame or a sheet-like dielectric element having one or more metallic layers can be used. Preferably, these other forms include similar features.
- the upper chip carrier 1430 has larger area than the upper or passive chip 1415 and overhangs the upper chip 1415 relative to at least one edge thereof.
- bottom leads 1426 may include wire bonds and/or leads formed integrally with traces of the lower chip carrier 1418 .
- bottom leads 1426 may be formed integrally with terminals 1422 , as parts of the metallic layer 1420 .
- These leads may be deformable leads and may have ends temporarily held in place relative to dielectric element 1419 by frangible elements. Examples of such frangible leads are described above with reference to FIG. 11 .
- bond windows 1440 can be provided in the dielectric element of the lower chip carrier. During assembly, a tool inserted through the bond window detaches the lead 1426 from its frangible connection to the dielectric element of the chip carrier 1418 , bends the lead and attaches the lead to a contact pad on passive chip 1415 .
- the passive chip 1415 is interconnected to the upper chip carrier 1430 by way of top leads 1428 in the form of wire bonds.
- the top leads 1428 are connected between the contacts 1401 of the upper or passive chip 1415 and bond pads 1429 on the upper chip carrier.
- the bond pads are conductively interconnected to the terminals 1431 on the upper surface of the chip carrier 1430 .
- the top leads 1428 and bottom leads 1426 may be arranged to connect some or all of the terminals 1431 of the upper chip carrier with some or all of the terminals 1422 of the lower chip carrier. Some or all of such connections may be “straight-through” connections, without passing through any functional element of chips 1414 and 1415 . For example, where both a top lead and a bottom lead are connected to a common contact 1401 of the passive chip, or to two contacts 1401 which are connected by a low-resistance conductor on the passive chip, a straight-through connection is made. Other interconnections can be arranged so that signals passing between conductive elements of the top and bottom interposers are routed through one or more functional elements of the chips.
- An encapsulant 1436 is desirably provided between the upper chip carrier 1430 and the lower chip carrier, the encapsulant being provided and having characteristics as described above.
- the assembly of FIG. 19 may be formed by first making a subassembly including chips 1414 and 1415 ; then bonding the subassembly to the upper chip carrier 1430 with bonding material layer 1432 and wire-bonding some or all of the contacts 1401 of the chip 1415 to contact pads 1429 of the upper chip carrier with top leads 1428 . After the wire-bonding step, the bottom chip carrier is placed onto the rear surfaces 1437 of lower chips 1414 , and bottom leads 1426 are connected to some or all of the contact pads 1401 of the upper or passive chip.
- the encapsulant is then introduced between the upper and lower chip carriers. Some or all of these steps may be performed while the upper chip carrier, lower chip carrier, or both are parts of larger tapes or sheets which are severed during or after assembly to provide individual units, each including one or more assemblies 1400 .
- the assembly 1400 can be mounted to a circuit panel having contact pads 1481 and thermal conductor mounting elements 1482 disposed at a contact surface 1480 thereof, using a solder bonding process or other metallurgical bonding process similar to those discussed above to form metallic connections between terminals 1422 of lower chip carrier 1418 and contact pads 1481 and larger connections between the thermal conductor of the lower chip carrier and thermal conductor mounting elements 1482 of the panel.
- the thermal conductor and the mounting elements 1482 of the panel provides thermal communication with the assembly at rear surfaces of active chips 1414 over a large area and spreads the heat transferred from the active chips into the circuit panel.
- One or more additional chips or other microelectronic elements 1490 may be mounted on the terminals 1431 of the upper chip carrier. Typically, the additional elements will be arranged to interact with the chips within the assembly. As illustrated, the chips 1490 are flip-chip attached to the upper chip carrier 1430 through a surface mount technique such as a solder ball grid array or land grid. Alternatively, chips 1490 can be mounted face up over the upper chip carrier, and interconnected to upper chip carrier terminals 1431 through wire bonds and the like.
- the chips 1414 , 1415 disposed in the spaced between the upper and lower chip carriers include one or more emission chips which emit or radiate energy at radio frequencies.
- a radio frequency power amplifier (“RFPA”) is an example of an emission chip.
- RFPAs amplify analog signals of radio frequencies, generally to provide the signals to an antenna for transmitting them over the air or through other generally nonconductive medium as an electric wave.
- substantially all of the amplified output of an RFPA is generally intended to be coupled by way of a conductive line to such antenna, it may still be the case that some radio frequency energy is emitted or radiated as an electric wave from the chip or the conductive line.
- the additional microelectronic elements 1490 desirably include one or more functional elements related to receiving or processing signals.
- functional elements include RF receivers, low noise amplifiers, filters, RF mixers, IF mixers, samplers, oscillator, and signal processor.
- upper chip carrier 1430 includes a ground plane such as thermal conductor 1403 or other shielding element, it will substantially block stray RF emission from the chips 1414 , 1415 disposed between the chip carriers into the space above the upper chip carrier, and hence protect additional microelectronic elements 1490 from such stray emissions.
- the thermal conductor and other conductive components of the lower chip carrier 1418 likewise substantially block stray RF emission downwardly from the space between the chip carriers.
- the leads 1426 , 1428 may substantially block RF emission toward the edges of the assembly as, for example, where the spacing between grounded leads is less than the wavelength of the RF emission.
- the vertical distance between the conductive elements of the upper and lower chip carriers is less than the wavelength of the RF radiation, these elements alone will substantially block edgewise emission.
- the size of the assembly, and particularly the vertical dimensions of the assembly are greatly exaggerated for purposes of illustration. Merely by way of example, the actual vertical distance between the chip carriers may be about 1-2 millimeters or even less.
- Additional microelectronic elements 1490 may be mounted to an assembly 1400 so as to form a larger pre-assembled module, which can then be handled and assembled to the circuit panel.
- the additional elements mounted atop upper chip carrier 1430 may include another multi-chip assembly.
- terminals 1431 of the upper chip carrier include terminals 1431 a provided in a pattern corresponding to the pattern of terminals 1422 of the lower chip carrier, so that another complete assembly identical to assembly 1400 can be mounted on these terminals in addition to microelectronic elements 1490 or in lieu thereof.
- large solder balls 1433 can be used to support another assembly (not shown) over elements 1490 .
- Multiple assemblies 1400 may be stacked one atop the other, either as a preassembled unit or during assembly to a circuit panel.
- the 1500 assembly of FIG. 20 is similar to the assembly 1400 of FIG. 19 except as discussed below.
- a plurality of upper chips 1515 such as passive chips are disposed above a plurality of lower chips such as active chips 1514 .
- Chips 1515 and 1514 are connected to on another. Portions of the front surfaces of the upper chips 1515 overhang and extend beyond the edges of the lower chips 1514 .
- a plurality of leads interconnect the lower chip carrier 1518 to the passive chips 1515 and connect the passive chip to the upper chip carrier 1530 .
- the leads include bottom leads 1542 which interconnect the terminals 1522 on the lower chip carrier 1518 to contacts 1523 of the passive chips 1515 , and top leads 1544 which interconnect the contacts 1523 of the passive chips to bonding pads 1529 of the upper chip carrier and hence to terminals 1531 .
- some or all of the top leads 1544 are formed integrally with bottom leads 1542 .
- the bottom leads 1542 can be formed integrally with features of the metallic layer on the lower chip carrier such as traces or terminals 1522 and bonded to terminals 1523 by a bonding tool.
- top leads 1544 can be continuations of the leads 1542 , bonded to terminals 1529 by the bonding tool.
- the bonding window 1540 of lower chip carrier 1518 is made large enough to accommodate the required lead length. Leads of this type inherently provide a straight-through connected between the bottom chip carrier and the top chip carrier. The lead-forming techniques discussed above with reference to FIG. 19 may be used to form other leads.
- FIG. 21 illustrates another variation of the assemblies shown and described in FIGS. 19 and 20 .
- the bottom leads 1642 again extend between conductive features of the lower chip carrier and the contacts of the upper chip.
- some or all of the top leads used in the embodiments of FIGS. 19 and 20 are replaced by interconnect leads 1644 extending directly from the lower chip carrier 1618 to the upper chip carrier 1630 .
- leads 1642 , 1644 can be formed integrally with conductive features of the lower chip carrier 1618 and can be bonded by a tool pressed against the leads through bond windows 1640 .
- the leads can be discrete leads, such as wire-bonds, or a combination of discrete leads and leads formed integrally to the lower chip carrier.
- the leads When the leads are formed integrally to the lower chip carrier, they can be placed at different locations along an axis perpendicular to the cross-section which is illustrated in FIG. 21 . In such manner, a bonding tool can select one of the leads and bond it to the upper chip 1615 so as to form a bottom lead 1642 . Then, at a different time, the bonding tool can select another lead and bond it to the upper chip carrier 1630 so as to form an interconnect lead 1644 . Where the assembly includes only bottom leads and interconnect leads as shown in FIG.
- connections between the top chip carrier 1630 and the chips can be made by providing sets of leads, each including a bottom lead 1642 and an interconnect lead 1644 , the leads of each such set being connected to one another by a conductive feature on lower chip carrier 1618 .
- both leads of such a set may be connected to the same terminal 1622 of the lower chip carrier.
- both leads may be connected by a trace (not shown) but isolated from terminals 1622 .
- FIG. 22 illustrates another variation in which an upper or passive chip 1715 is disposed in a recess of an upper chip carrier 1730 .
- the contact pads 1729 of the upper chip carrier are substantially coplanar with the contacts 1701 of the upper chip 1715 .
- the upper chip carrier desirably is a substrate-type element such as a ceramic substrate.
- a recess is formed in the upper chip carrier 1730 as by molding a precursor material into a substrate having the desired shape according to known processes. Alternatively, the substrate can first be formed and then material be removed to form the recess 1702 , as by etching or mechanical milling.
- the upper chip carrier can be formed by uniting a ring-shaped substrate having conductive features defining the contact pads 1729 of the upper chip carrier with a generally planar substrate so that the ring-shaped substrate defines the recess and so that conductive features 1710 of the planar substrate are connected to the contact pads 1729 .
- Bottom leads 1742 and top leads 1744 interconnect the lower chip carrier 1718 to the upper chip 1715 and the upper chip carrier 1730 .
- the leads can be formed integrally to the lower chip carrier and bonded by lead deformation as described above.
- the bottom and top leads 1742 and 1744 can be individual leads or have a continuous strip construction, such as that described above with reference to FIG. 20 .
- the substantially coplanar configuration of the upper chip contacts 1701 and upper chip carrier contact pads 1729 facilitates the bonding operation.
- the leads 1742 , 1744 can be wire-bonds or any of the other lead configurations discussed above.
- a planar upper chip carrier substrate 1830 can be provided with contact pads 1829 in the form of posts which project from the bottom surface of such substrate. When the upper chip 1815 is disposed on the bottom surface of such substrate, the posts are disposed adjacent one or more edges of the upper chip, and the tips of the posts are substantially coplanar with the contacts 1801 of the upper chip.
- FIG. 24 Another variation is illustrated in FIG. 24 .
- the upper chip carrier 1930 and the lower chip carrier 1918 are portions of a folded dielectric sheet 1919 having a patterned metal layer 1920 such as the tapes described above.
- a single sheet having a patterned metal layer 1920 thereon is folded to provide the lower chip carrier 1918 and the upper chip carrier 1930 .
- the boundary between the upper and lower chip carriers is a fold 1921 in the sheet.
- Microelectronic packages incorporating folded sheets, as well as methods of making the same, are described in further detail in, for example, certain embodiments of co-pending, commonly assigned U.S. patent application Ser. Nos.
- the upper or passive chip 1915 has a rear surface 1932 mounted to the inner or downwardly-facing surface of the upper chip carrier 1930 and a front surface 1917 having contacts to which the active chips 1914 are flip-chip attached, as described above.
- the lower chip carrier 1918 has a bottom surface at which a plurality of terminals 1922 are exposed.
- the upper chip carrier 1930 has an upper surface at which a plurality of terminals 1924 are exposed.
- the active chips 1914 are mounted to the passive chip 1915 .
- the mounted chips are attached, as by an encapsulant or thermally conductive bonding material 1938 to a thermal conductor or ground plate included in the metal layer 1920 on that portion of the dielectric sheet which will form the lower chip carrier 1918 , after which the dielectric sheet is folded and the rear surface 1932 of the upper or passive chip 1915 is attached to the upper chip carrier 1930 .
- the assembled chips 1914 , 1915 can be mounted by first mounting the rear surface 1932 of the passive chip 1915 to the upper chip carrier 1930 , then folding the sheet 1919 , and then mounting the rear surface 1934 of the active chips to the metal layer 1920 of the lower chip carrier 1918 .
- a plurality of bottom leads 1942 interconnect the lower chip carrier 1918 to the passive chip 1915 .
- the leads 1942 can be formed integrally to the lower chip carrier and bonded to the passive chip 1915 by a bonding tool deforming each lead through a bond window 1940 , after the sheet 1919 has been folded to form the upper and lower chip carriers.
- the chips 1914 and 1915 desirably include one or more emission chips such as RFPAs. As in the embodiments discussed above with reference to FIG.
- the combination of the conductive features on the upper and lower chip carriers and other features such as the leads 1942 extending between the lower chip carrier 1918 and the passive chip 1915 provide a level of shielding to substantially prevent radio frequency radiation from passing between the interior space between the upper and lower chip carriers 1918 , 1930 and the space external thereto.
- the tape may include a shielding features such as a substantially continuous ground plane extending between the chip carriers and hence extending along the fold 1921 .
- the tape may include one or more additional conductive layers as discussed below in connection with FIG. 26 to provide the shielding features.
- additional conductive elements such as additional leads extending between the upper and lower chip carriers remote from the fold may be provided for additional RF shielding.
- selected ones of the terminals 1922 are selectively interconnected only to selected ones of the terminals 1924 by the patterned metal layer 1919 , such that paths for signals are provided between the upper chip carrier and lower chip carrier, as well as paths for common interconnections such as power and ground.
- FIG. 25 is a plan view illustrating an embodiment in which a plurality of carriers including chip carriers are provided as a set of flaps of a foldable dielectric sheet 2000 having a patterned metal layer thereon (not shown). Such dielectric sheet and patterned metal layer are generally as described above with reference to FIG. 24 .
- the carriers 2001 , 2002 , 2003 , 2004 , and 2005 support a plurality of functional blocks, each having chips mounted thereto or other electronic elements thereon, for example an antenna.
- Each carrier of sheet 2000 has a structure and function as that of a lower chip carrier or upper chip carrier of a multi-layer fold-stack package, such as that described above relative to FIG. 24 .
- Each of the carriers is patterned to support a functional block, which may be unique within the particular dielectric sheet 2000 or be the same as that of another chip carrier.
- the portions of the dielectric sheet 2000 can be patterned to support a power amplifier (PA) 2001 , receiver (RX) 2002 , antenna (ANT) 2004 , and transmitter (TX) 2005 .
- the block “ANT” on carrier 304 represents an antenna which desirably can be formed integrally with the carrier, such as in a pattern of electrically conductive traces on the dielectric sheet. While not shown in the particular view of FIG. 25 , the portions of the dielectric sheet 2000 are interconnected by wiring patterns in the metal layer as described above with reference to FIG. 24 .
- the dielectric sheet 2000 is arranged in a generally cruciform pattern intended to be folded at folds 2021 to form a multi-layer fold-stack chip package having five superposed layers.
- Cruciform folded packages are described, for example, in copending, commonly assigned U.S. patent application Ser. No. 10/077,388, the disclosure of which is hereby incorporated by reference herein.
- the receiver carrier 2002 is desirably folded in a manner such that it is shielded from radiation emitted by the power amplifier and/or antenna carriers 2001 , 2003 , and 2004 of the package.
- the receiver chip carrier 2002 is folded such that chips mounted to that carrier 2002 face away from the chips mounted to the carrier 2001 for the power amplifier.
- the transmitter carrier 2005 is folded over the folded receiver carrier 2002 , preferably such that the chips of the transmitter carrier face away from the chips on the receiver carrier.
- the antenna carriers 2003 , 2004 can then be folded over the three-level stack of power amplifier, receiver and transmitter such that the antenna lies on an upwardly facing surface of the folded package.
- an electrically conductive shielding element incorporated in at least one of the carriers lies between the source of emissions, such as PA 2001 or antenna 2003 , and the chips or other components to be protected from emission.
- FIGS. 26-28 illustrate other variations in fold-stack packages according to embodiments of the invention.
- a two-layer fold-stack package 2100 is constructed from a dielectric element 2102 having two metal layers 2120 and 2121 .
- the package includes an upper chip carrier 2130 , a lower chip carrier 2118 formed integrally to the upper chip carrier, one or more upper chips 2116 disposed above the upper chip carrier and one or more lower chips 2114 disposed between the upper and lower chip carriers.
- lower chip 2114 includes an RFPA or other emission source.
- Upper chips 2116 desirably include one or more functional elements related to receiving or signal processing function as discussed above in connection with FIG. 19 .
- a first metal layer 2120 of the sheet is patterned, serving to interconnect chips and/or other elements to each other.
- the second metal layer 2121 is substantially continuous over a broad area of the sheet, serving as a ground plane, or alternatively, a conductive backplane. Because of its continuity, the second metal layer 2121 serves as an electromagnetic shield for lower chip 2114 and components in the interior space between the upper chip carrier 2130 and the lower chip carrier 2118 . As shown in FIG. 26 , the chips are mounted in face-up position and interconnected to respective portions of metallic layers of the folded sheet with wire-bonds.
- a three-level fold-stack package is provided.
- a unitary metallic sheet element 2200 is provided, having a first metal layer 2210 , a dielectric layer 2215 adhering thereto, as well as patterns formed in a second metal layer 2220 adhering to the dielectric layer opposite the first metal layer 2210 .
- the unitary metallic sheet element is folded twice to provide the structure shown in FIG. 27 .
- An antenna is provided as a set of patterns 2202 in a cap panel 2210 of the package that is exposed and faces outwardly.
- the antenna incorporates a spiral coil, dipole or other pattern of conductors.
- the antenna can be such as that described in the '509 Application. As described above with respect to FIG.
- a substantially continuous portion 2221 of metal layer 2220 functions as a shielding element and desirably also a ground plane, to substantially block the radiation of radio frequency energy.
- radio frequency energy radiated from antenna patterns 2202 are blocked from reaching the upper chips 2216 disposed between the metal layer 2221 and the upper chip carrier 2230 .
- the leads 2244 extending between terminals of the upper chip carrier 2230 and the upper chips 2216 may also help to block the radiation from reaching the chips 2216 .
- the metal layer 2221 and the leads 2244 also substantially block radiation emitted by the upper chips 2216 from reaching the area above the metal layer 2221 .
- the lower chip 2214 includes a functional element having a radio frequency transmitter function such as a radio frequency transmitter, radio frequency power amplifier (RFPA), and/or a transmission filter.
- Upper chips 2216 desirably include one or more functional elements related to receiving and/or signal processing function.
- functional elements include RF receiver, low noise amplifier, filter, RF mixer, IF mixer, one or more analog digital converter elements, e.g. sampler (sample and hold circuit), quantizer, oscillator, and signal processor.
- upper chips 2216 include control circuitry for the RFPAs such as transmitter control circuitry, which may be digital chips provided in complementary metal oxide semiconductor (CMOS) technology or “biCMOS” chips including both bipolar and CMOS transistors, for example.
- CMOS complementary metal oxide semiconductor
- biCMOS bipolar and CMOS transistors
- the RFPA outputs sufficient energy to the antenna to permit transmission of communication signals over commonly available wireless interfaces.
- the RFPA is adapted to output at least 10 milliwatts radio frequency power, more preferably 100 milliwatts or more, and most preferably 500 milliwatts or more power.
- the upper chips 2216 include one or more surface acoustic wave (SAW) filter devices adapted for use in a receiver of radio frequency signals.
- SAW surface acoustic wave
- Such SAW filter device is desirably mounted to the chip carrier as described in co-pending U.S. Provisional Patent Application No. 60/449,673, incorporated by reference herein.
- the package including the lower chips 2214 , upper chips 2216 and antenna can be made desirably thin, such that each chip carrier and cap panel has a thickness of about 200 ⁇ m or less, each chip has a thickness of less than about 200 ⁇ m, and the area of each chip ranges below about 0.5 cm 2 .
- FIG. 28 illustrates a variation of the package structure 2300 shown in FIG. 27 , in which the upper chips are flip-chip attached by a surface mount technique to the patterned metal layer of the upper chip carrier 2330 , rather than wire-bonded as shown in FIGS. 26-27 .
- the package structure according to any of the variations illustrated in FIGS. 25-28 is incorporated in a portable electronic communication device, such as a handset.
- the package structure can be incorporated in a handset of a cellular mobile communication device such as a cellular telephone, or alternatively, a cellular mobile data terminal such as a portable digital assistant having a wireless communication interface.
- FIGS. 29 and 30 illustrate variations of the embodiments shown and described above with reference to FIGS. 19-23 but in which the larger, passive chip 2415 is mounted to a lower chip carrier 2418 .
- the active chips 2414 are flip-chip attached to the passive chip.
- top leads 2444 are formed integrally to traces 2422 on the bottom surface of the upper chip carrier 2430 .
- the top leads are interconnected to the passive chip 2415 , as by deformation by a bonding tool through a bond window 2440 provided in the upper chip carrier 2430 .
- Bottom leads 2442 are provided as wire-bonds.
- a plurality of passive chips 2515 are provided.
- the top leads 2544 extend from an upper surface 2532 of the upper chip carrier 2530 , which is provided as a multi-layer substrate-type carrier. In such case, the top leads 2544 are interconnected to the passive chips 2515 by way of wire-bonds, as are the bottom leads 2542 which interconnect the passive chips 2515 to the lower chip carrier 2518 .
- FIG. 31 illustrates a further variation in which the upper chip carrier 2630 also has a plurality of chips 2614 mounted thereto.
- FIGS. 32 and 33 illustrate embodiments in which a plurality of chip carriers are provided having chips mounted thereto.
- the chip carriers are conductively connected by way of large solder balls 2702 which extend between a metal layer 2720 on the top side of a lower chip carrier 2718 and a metal layer on the bottom side of a middle chip carrier 2730 .
- conductive interconnection is provided by large solder balls 2704 which extend between the metal layer on the top side of the middle chip carrier 2730 and a metal layer on the bottom side of an upper chip carrier 2750 .
- the assembly is mounted to a circuit board 2712 having patterns 2708 thereon.
- the conductive interconnection provided by the large solder balls 2702 , 2704 can be merely for ground or common plane support, or, alternatively, for transfer of signals between devices on the lower, middle and upper chip carriers. As further shown in FIG. 32 , conductive interconnections are provided in form of wire-bonds between the upper chip carrier 2750 and the middle chip carrier 2730 . Bond windows 2740 in the upper chip carrier 2750 are provided for that purpose.
- the large solder balls 2702 , 2704 also assist in substantially blocking radiative propagation of radio frequency energy from devices lying between the respective chip carriers and the space external thereto.
- the middle and upper chip carriers can be provided with ground planes to assist in blocking radiation.
- a ground plane is provided below an antenna formed by conductive patterns 2806 of the upper chip carrier 2850 .
- additional solder balls 2801 are provided on an underside of the lower chip carrier, for interconnection with a circuit panel, for example.
- conductive pillars can be provided (not shown) for interconnecting the respective chip carriers.
- the pillars have a generally cylindrical or frustro-conical shape, or alternatively, a polygonal cross-section.
- connection element in the form of a circuit panel separate from the integrated passive chip provides significant economic advantages.
- the circuit panel has a lower cost per unit area.
- the features and methods discussed above can be employed in arrangements where a passive chip serves as the connecting element.
- the lead frames discussed above can be used in such embodiments.
Abstract
A radio frequency chip package is formed by assembling a connecting element such as a circuit board or flexible circuit tape having chips thereon with a bottom plane element such as a lead frame incorporating a large thermally-conductive plate and leads projecting upwardly from the plane of the plate. The assembly step places the rear surfaces of the chips on the bottom side of the connecting element into proximity with the thermal conductor and joins the conductive traces on the connecting element with the leads. The resulting assembly is encapsulated, leaving terminals at the bottom ends of the leads exposed. The encapsulated assembly may be surface-mounted to a circuit board. The leads provide robust electrical connections between the connecting element and the circuit board.
Description
- The present application is a divisional of U.S. application Ser. No. 10/746,810, filed Dec. 24, 2003, which is a continuation-in-part of commonly assigned, co-pending international application PCT/US02/27509, filed Aug. 28, 2002, (hereinafter, the “'509 Application”) which designates the United States. Said international application claims the benefit of U.S. Provisional Patent Application No. 60/315,408 filed Aug. 28, 2001. Said international application is also a continuation-in-part of U.S. patent application Ser. No. 10/210,160, filed Aug. 1, 2002, which application also claims the benefit of said U.S. Provisional Patent Application No. 60/315,408. U.S. patent application Ser. No. 10/746,810 is also a continuation-in-part of said U.S. patent application Ser. No. 10/210,160, filed Aug. 1, 2002 and also claims the benefit of U.S. Provisional Patent Application No. 60/449,673 filed Feb. 25, 2003 and U.S. Provisional Patent Application No. 60/462,170 filed Apr. 11, 2003. The disclosures of all of the aforesaid applications are incorporated by reference herein.
- Semiconductor chips are commonly provided in packages which facilitate handling of the chip during manufacture and during mounting of the chip on an external substrate such as a circuit board or other circuit panel. For example, many semiconductor chips are provided in packages suitable for surface mounting. These packages typically have an external structure with exposed terminals on a bottom face of the structure. The terminals are exposed at the bottom surface of the chip carrier. In the surface mounting operation, the package is placed onto a circuit board so that each terminal on the package is aligned with the corresponding contact pad on the circuit board. Solder or other bonding material is provided between the terminals and the contact pads. The package can be permanently bonded in place by heating the assembly so as to melt or “reflow” the solder or otherwise activate the bonding material. Numerous packages of this general type have been proposed for various applications. Most commonly, such packages include a dielectric element, commonly referred to as a “chip carrier” with terminals formed as plated or etched metallic structures on the dielectric. These terminals typically are connected to the contacts of the chip itself by features such as thin traces extending along the chip carrier itself and by fine leads or wires extending between the contacts of the chip and the terminals or traces. These packages also may include an overmolding or encapsulant covering the chip and also covering the upper of the chip carrier.
- Chips used for generating or processing radio frequency (“RF”) signals, commonly referred to as “RF chips” are used in wireless devices such as cellular telephones and wireless data communication devices. There have been increasing needs for packages especially suited for use with RF chips with increasing adoption of wireless devices. RF chips typically generate substantial amounts of heat during operation. Moreover, RF chips require low impedance connections to external circuitry and in some cases require connections capable of handling appreciable electrical current. Moreover, packages for RF chips desirably incorporate electrical shielding which prevents unwanted propagation of electrical magnetic fields between the RF chip and the surroundings. For example, a radio frequency power amplifier chip used in a transmitter can generate significant spurious RF emissions. Other elements of the circuit must be protected from these emissions. Conversely, a radio frequency amplifier used in a receiver should be isolated from RF emissions generated by other components.
- It is desirable to package RF chips in a unit containing other components such as, for example, inductors, couplers, chokes, capacitors and resistors separate from the RF chip itself. The entire package should be as small as possible to facilitate miniaturization of the overall wireless device. Also, such packages should be manufacturable at low cost and with high reliability. All of these factors, taken together, have presented a considerable challenge heretofore.
- One aspect of the invention provides a microelectronic package including at least one lower chip, most preferably a radio frequency chip and a connecting element extending above the lower chip. The package desirably also includes at least one upper chip disposed above the connecting element. The connecting element extends horizontally outwardly, beyond the lower chip or chips. Most preferably, the connecting element includes one or more dielectric layers and one or more layers of traces extending along the dielectric layer or layers. For example, the connecting element may be a single layer or multi-layer rigid circuit board or a flexible circuit panel, commonly referred to as a “tape.”
- The package most preferably also includes an assembly of components referred to herein as a bottom plane element including a plurality of terminals and a thermal conductor. Preferably, the thermal conductor is an element having an area substantially larger than the area of each of the terminals. The thermal conductor most desirably is at least partially aligned with the at least one lower chip, so that the lower chip or chips overlie the thermal conductor and are in heat transfer relation therewith. The terminals most preferably are -substantially co-planar with the thermal conductor, such that all of these components lie at a vertical level lower than lower chip or chips. The terminals and thermal connector are exposed at the bottom surface of the package so that these elements can be bonded to corresponding elements of a circuit board or other external substrate when the package is mounted.
- In a particularly preferred arrangement, the lower chip or chips are active semiconductor chips, most preferably RF chips such as RF power amplifier chips, whereas the upper chip or chips include one or more integrated passive chips. Such an integrated passive chip incorporates numerous passive components such as resistors, capacitors and inductors. In preferred structures according to this aspect of the invention, the terminals are disposed adjacent the periphery of the package, outside the area occupied by the lower semi-conductor chip or chips. Leads extend from these terminals upwardly to the connecting element. Thus, the connecting element carries signals horizontally in a plane above the lower chips and the leads carry the signals down to the terminals. Stated another way, the chip carrier handles the horizontal translation or “fan out” of signal traces from the contacts of the lower chips to the periphery of the connecting element. The upper chip or chips can be of any size. Typically, all of the passive components to be incorporated in an integrated passive chip can be provided in an integrated passive chip of relatively small size. In a particularly preferred arrangement, the thermal conductor, terminals and leads are fabricated as elements of a unitary lead frame. Thus, the leads can be robust, thick structures which provide low impedance connections between the terminals and the connecting element. Moreover, the routing on the connecting element can be relatively uncomplicated and can provide room for relatively large, broad traces. As further discussed below, the upper chip or chips can be mounted directly above the lower chip or chips and hence communication between the upper and lower chips can be handled by very short lines as, for example, by direct vertical connections between aligned contacts of the upper and lower chips. The preferred connecting elements are substantially less expensive per unit area than the chips themselves. Therefore, use of a connecting element other than the chips themselves to provide horizontal translation of the signals substantially reduces the cost of the package.
- A package according to a further embodiment of the invention includes a connecting element incorporating a dielectric element and traces extending along the dielectric element, the connecting element having top and bottom surfaces. The package includes at least one lower chip mounted to the bottom surface of the connecting element, at least one lower chip having a surface remote from the connector defining a lower datum at a level below the connector. The package according to this aspect of the invention includes a plurality of active terminals disposed at or below the lower datum and also includes a plurality of active leads in the form of elongated strips extending between the active terminals and the connecting element. The active leads are connected to at least some of the traces. Most desirably, at least some of the active leads are thicker than the traces on the connecting element. Such a structure can be fabricated by providing the active leads as elements of a lead frame. A package according to this aspect of the invention may also include one or more upper chips mounted to the top surface of the connecting element and desirably also includes an encapsulant surrounding the active leads and be at least one or lower chip.
- Yet another aspect of the invention provides a unitary metallic lead frame incorporating a plate having top and bottom surfaces and having edges. The lead frame according to this aspect of the invention also includes one or more temporary elements and a plurality of active terminals spaced horizontally from the plate as, for example, in rows alongside one or more edges of the plate. Most preferably, the active terminals are connected to the plate only through the temporary elements. The lead frame also desirably includes a plurality of active leads projecting upwardly from the active terminals and projecting above the top surface of the plate. Most preferably, these active leads also extend inwardly toward the plate. Desirably, the temporary elements extend outwardly relative to the plate beyond the active terminals. For example, where the active terminals are disposed in rows extending alongside edges of the plate, the temporary elements may include strips extending beside the rows of active terminals so that each row of active terminals is disposed between one such strip and the plate. As explained below, these structures facilitate disconnection of the active terminals and active leads from the plate after assembly of the other components. Lead frames according to this aspect of the invention can be used in fabrication of packages as discussed above.
- A further aspect of the invention provides methods of making microelectronic packages. Methods according to this aspect of the invention desirably include the steps of assembling a subassembly incorporating a connecting element having top and bottom surfaces, one or more lower chips mounted to the bottom surface with a bottom plane assembly including a thermal conductor and active terminals substantially coplanar with the thermal conductor. The assembly step desirably is performed so that the lower chips lie between the connecting element and the thermal conductor and hence the connecting element is disposed above the thermal conductor and above the one or more lower chips. The method further includes the step of electrically connecting the connecting element to the active terminals. Most preferably, the bottom plane assembly includes active leads projecting upwardly from the active terminals so that the connecting element is juxtaposed with the active leads in the assembling step. Stated another way, the bottom plane assembly desirably includes a structure, such as the aforementioned lead frame having active leads projecting upwardly from the plane of the thermal conductor and the assembling step is performed so as to drop the lower chips between the active leads, into proximity with the thermal conductor. The subassembly used in this process may also include one or more upper chips mounted to the top surface.
- According to an aspect of the invention, a packaged chip is provided which includes a bottom package element and a top package element. Each of the package elements have an upwardly facing top surface and a downwardly facing bottom surface. Each package element further includes one or more dielectric layers and a plurality of conductive elements.
- The top package element overlies the bottom package element so as to define an interior space between the top and bottom package elements. The conductive elements of the bottom package element include bottom terminals exposed at the bottom surface of the bottom package element. The conductive elements of the top package element include top terminals exposed at the top surface of the top package element.
- One or more chips are disposed in the interior space and connected to at least some of the terminals of at least one of the package elements. The conductive elements of the top package element substantially block radiative propagation of radio frequency energy between the one or more chips and a space above the top package element.
- According to a preferred aspect of the invention, at least some of the terminals of the top and bottom package elements are electrically connected to one another. Desirably, at least one chip is adapted to process radio frequency analog signals and may be a radio frequency power amplifier, for example.
- According to a particular preferred aspect of the invention, a first chip and a second chip are included in the packaged chip, each chip having a front face with contacts thereon, a rear face and edges extending between the front and rear faces, the first and second chips being stacked in face-to-face arrangement with the rear face of the second chip facing toward one of the package elements.
- According to a preferred arrangement, the faces of the second chip are larger than the faces of the first chip, and the second chip extends beyond the first chip in at least one horizontal direction.
- According to another aspect of the invention, a packaged chip is provided which includes at least one chip having at least one edge, a bottom package element and a top package element. Each of the package elements have an upwardly facing top surface and a downwardly facing bottom surface. The top package element overlies the chip and the bottom package element so that the package elements define an interior space between them in which the chip is disposed.
- According to such aspect of the invention, the conductive elements of the bottom package element include bottom terminals exposed at the bottom surface of the bottom package element. The conductive elements of the top package element include top terminals exposed at the top surface of the top package element.
- The chip is connected to at least some of the terminals of at least one of the package elements. Leads extend from one or both of the package elements into or through the interior space. According to such aspect of the invention, at least some of the conductive elements of the top and bottom package elements are interconnected with one another through the leads.
- In a preferred arrangement according to this aspect of the invention, the conductive elements on at least one of the package elements include traces and at least some of the leads are formed integrally with the traces. Alternatively, or in addition thereto, at least some of the leads include wire bonds. In an embodiment, the leads include bottom leads extending between the chip and the bottom package element and top leads extending between the chip and the top package element. Desirably, the leads further include interconnect leads directly connecting at least some of the conductive elements of one of the package elements to at least some of the conductive elements of another one of the package elements.
- According to a preferred aspect of the invention, the packaged chip further includes interconnect pillars extending between the top and bottom package elements, interconnecting at least some of the conductive elements on the package elements with one another.
- According to another aspect, the packaged chip further includes ball interconnect structures extending between the top and bottom package elements, interconnecting at least some of the conductive elements on the package elements with one another.
- Desirably, according to a particular preferred aspect, one or more chips are disposed above the top package element and connected to at least some of the terminals of the top package element such that the conductive elements of the top package element substantially block radiative propagation of radio frequency energy between the one or more chips disposed in the interior space and the one or more chips disposed above the top package element.
- According to a preferred aspect of the invention, a cap panel is provided, overlying the top package element and defining a top space between the cap panel and the top package element. The cap panel includes conductive elements defining at least a part of an antenna. Desirably, the conductive elements of the cap panel define a shield disposed between the antenna and the top space.
- According to another preferred aspect of the invention, the top and bottom package elements and the cap panel include integral portions of a unitary sheet having at least two folds therein.
- According to another aspect of the invention, an electronic assembly is provided which includes a first chip including a radio frequency power amplifier (RFPA), and at least one other chip disposed in vertically stacked relation to the first chip. A package is used to hold the chips. The package includes bottom terminals adapted for mounting to a circuit panel, interconnection between the chips and shielding adapted to substantially block radiative propagation of radio frequency energy between the first chip and at least one other chip of the assembly. Shielding is desirably provided between the first chip and a space external to the assembly. The package desirably includes at least a portion of an antenna. The shielding is desirably adapted to shield the at least one other chip from RF energy radiated from the first chip.
- According to particular preferred aspects, the electronic assembly forms part of a portable electronic communication device, a handset, and a cellular mobile communication device including a handset.
- According to yet another aspect of the invention, an electronic assembly is provided which includes a first chip having a radio frequency power amplifier (RFPA) adapted to produce at least 10 milliwatts RF power. A second chip including a surface acoustic wave chip is also provided in the assembly. The first and second chips are held by a package which includes bottom terminals adapted for mounting to a circuit panel and shielding between the first chip and the second chip. The shielding is desirably adapted to shield the second chip from RF energy radiated from the first chip.
- Desirably, the package occupies a volume of less than about 0.5 cm3.
- According to yet another preferred aspect of the invention, a packaged chip is provided which includes at least one lower chip. A top package element is provided extending above the lower chip and extending in horizontal directions beyond the lower chip. At least one lower chip is mounted to the top package element. A plurality of leads extend downwardly from the top package element. In such arrangement, the top package element and the leads substantially block radiative propagation of radio frequency energy between the lower chip and a space above the top package element.
- Further preferred variants of this aspect include an enclosure extending around edges of the lower chip such that the leads substantially block radiative propagation of radio frequency energy between the lower chip and a space external to the enclosure. According to a preferred aspect of the invention, the leads are such as selected from the group consisting of pre-formed solder features, pillars, wire bonds, and leads formed integrally to a the chip carrier.
- In a particularly preferred aspect, at least one lower chip includes a functional element such as selected from the group consisting of radio frequency (RF) transmitter, RF power amplifier, RF energy switch, and filter. The filter can be a surface acoustic wave type filter, for example.
- According to yet another particularly preferred aspect of the invention, one or more upper chips are disposed above the package element. The one or more upper chips include one or more functional elements such as selected from the group consisting of RF receiver, low noise amplifier, RF mixer, IF mixer, sampler, oscillator, and signal processor.
- These and other objects, features and advantages of the present invention will be more readily apparent from the detailed description set forth below, taken in conjunction with the accompanying drawings.
-
FIG. 1 is a top plan view of a lead frame in accordance with one embodiment of the invention. -
FIG. 2 is a sectional view taken along line 2-2 inFIG. 1 . -
FIG. 3 is a fragmentary sectional view taken along line 3-3 inFIG. 1 . -
FIG. 4 is a view similar toFIG. 2 but depicting the lead frame in conjunction with a subassembly during the step of a manufacturing process. -
FIG. 5 is a fragmentary sectional view of the subassembly depicted inFIG. 4 . -
FIG. 6 is a top plan view of the assembly formed from the subassembly and lead frame ofFIG. 3 . -
FIG. 7 is a top plan view depicting the assembly in a later stage of manufacture. -
FIG. 8 is a sectional view depicting the assembly ofFIG. 7 in conjunction with a circuit board. -
FIG. 9 is a fragmentary sectional view of the assembly and circuit board ofFIG. 8 , taken along line 9-8 inFIG. 7 . -
FIG. 10 is a sectional view illustrating a package in accordance with a further embodiment of the invention. -
FIG. 11 is a sectional view depicting a package in accordance with a further embodiment of the invention. -
FIG. 12 is a view similar toFIG. 10 but depicting a package in accordance with yet another embodiment of the present invention. -
FIG. 13 is a fragmentary sectional view of a connecting element used in another embodiment of the invention. -
FIG. 14 is a view similar toFIG. 1 but depicting a lead frame in accordance with a further embodiment of the invention. -
FIG. 15 is a diagrammatic section view of a packaged chip according to a further embodiment of the invention. -
FIG. 16 is a cutaway perspective view of the packaged chip according to the embodiment of the invention shown inFIG. 15 . -
FIGS. 17-18 are diagrammatic sectional views of packaged chips according to yet other embodiments of the invention. -
FIGS. 19-24 are diagrammatic sectional views of packaged chips according to still further embodiments of the invention. -
FIG. 25 is a high-level diagrammatic plan view of packaged chips according to an embodiment of the invention. -
FIGS. 26-28 are diagrammatic sectional views of packaged chips according to still further embodiments of the invention. -
FIGS. 29-31 are diagrammatic sectional views of packaged chips according to yet other embodiments of the invention. -
FIGS. 32 and 33 are diagrammatic sectional views of packaged chips according to still other embodiments of the invention. - A
lead frame 20 in accordance with one embodiment of the invention (FIG. 1 ) is formed as a unitary structure from a metal such as copper as, for example, copper on the order of 50-500 microns thick. The lead frame in accordance with this embodiment includes a central thermal conductor orplate 22 which is generally rectangular and has a pair ofopposed edges 24 referred to herein as the active edges of the plate and a pair of additional opposededges 26 referred to herein as the ground edges. The plate also has atop surface 28 and abottom surface 30. The lead frame includes a pair of smaller rectangular plates referred to herein asground buses 32 extending parallel to the ground edges 26 of the central plate. One or the other or both of theground buses 32 can be used as ground connections in a completed assembly or as a power bus for supplying power. Hereinafter, the term ground bus shall refer to the structure, in which ever way it is used. The ground buses are connected tocentral plate 22 by a set of ground struts 34 projecting outwardly fromcentral plate 22. A temporary element orrail 36 extends alongside eachactive edge 24. Each temporary element is connected by an additional temporary element or rails 38 to theground buses 32. Thecentral plate 22,ground buses 32, struts 34 andtemporary elements - As used in this disclosure with reference to such a lead frame or other generally planar structure, the term “horizontal” is used to refer to directions in the plane of the structure, i.e., the directions along the drawing sheet in
FIG. 1 and the directions to the left and right inFIG. 2 . The term “vertical” and the corresponding terms “upwardly” and “downwardly” are used to refer to directions transverse to this plane. Also, the term “horizontally outwardly” is used as referring to directions away from thecentral plate 22 whereas the term “inwardly” is used as referring to horizontal directions towards the center of the plate. - A set of ground leads 40 project upwardly from each
ground bus 32. The ground leads associated with each ground bus also project horizontally inwardly from the ground bus towardplate 22. As best seen inFIG. 1 , the ground leads 40 associated with eachground bus 32 are interspersed with the ground struts 34 which connect the ground bus tocentral plate 22. As best seen inFIG. 2 , eachground lead 40 defines anupper land 41 at its inner end. - A row of active leads 42 is provided alongside each
active edge 24 ofcentral plate 22. The active leads of each row are integral with thetemporary element 36 extending alongside the active edge adjacent such row. Each active lead projects inwardly from the temporary element and also projects upwardly above the plane above the temporary elements. As best seen inFIG. 3 , each active lead defines anupper land 43 at its inner end, above the plane ofplate 22 and defines alower land 45 or active terminal at its outer end, remote from the plate and adjacent to thetemporary element 36. Theupper land 43 of the active leads desirably are coplanar with theupper land 41 of the ground leads, whereas thelower lands 45 desirably are coplanar with thebottom surface 30 ofplate 22. -
Lead frame 20 desirably is provided in the form of a continuous or semi-continuous tape, strip or sheet incorporating numerous lead frames as described above. For example, inFIG. 1 thelead frame 20 discussed above is shown in conjunction with a portion of anadjacent lead frame 20 a. The lead frames join one another along thetemporary elements 36 and along the outer edges of theground buses 34 and adjacenttemporary elements 38. - A subassembly 50 (
FIGS. 4-6 ) incorporates a connectingelement 52 in the form of a circuit panel having adielectric layer 54 defining atop surface 56 and abottom surface 58. The circuit panel is generally rectangular, and definesedges 53, referred to herein as ground edges, and edges 55, referred to herein as active edges.Dielectric element 54 has conductive elements or traces 60 on atop surface 56 and also has conductive elements or traces 62 on bottom surface 58 (FIG. 5 ). The conductive features on the connecting element typically are formed from layers of metal on the order of 5-50 μm thick, as conventionally employed in flexible circuits. These features can be formed by known etching or plating processes used in fabrication of flexible circuits or circuit boards. The circuit panel defines mountingpads 64 on its top surface and further mountingpads 65 on its bottom surface. As also seen inFIG. 5 , the circuit panel includes conductive throughvias 66 extending between the top and bottom surfaces of the circuit panel. Some of the vias 65 directly interconnectpads 64 on the top surface withcorresponding pads 66 on the bottom surface. Other vias, such as via 65 (FIG. 6 ) interconnects atop surface trace 60 a with abottom surface trace 62 a.Subassemblies 50 desirably are provided in the form of a continuous strip or tape (not shown) incorporating numerous connecting elements formed on the same dielectric layer or layers. The features of these connecting elements are provided at a repeat distance equal to the repeat distance between adjacent lead frames in the strip or tape of lead frames discussed above. - The circuit panel can have any type of commonly used dielectric layers. For example, the circuit panel can include a
dielectric layer 54 of an FR-4 or FR-5 epoxy reinforced fiberglass board, BT resin and/or polyimide. BT resin and/or polyimide can be used in either reinforced or unreinforced circuit panels. Alternatively, the circuit panel can be formed having as a tape having a flexible dielectric layer. - Connecting
element 52 may be provided with a set of relatively large pads or lands 70 onbottom surface 58 at the periphery of the connecting element,adjacent edges pads bottom surface 58 include a large, generallyrectangular ground plane 62 b extending between ground edges 53 and incorporatingseveral lands 70 at the ground edges. Theground plane 62 b may have openings 63 (FIGS. 5 and 6 ) to provide electrical isolation from some of thepads 66 on the bottom surface. The conductive features or traces on the bottom surface also include a pair oflarge RF pads 62 c (FIG. 6 ) and wide RF traces 62 d connected to these pads and extending tolands 70 adjacent anactive edge 55. Only a few of thetraces 60 on the top surface are shown. These traces may be provided as needed to interconnect pads and vias as required for circuit routing. - The subassembly further includes a pair of
lower chips 72. Each lower chip has afront surface 74 withcontacts 76 exposed at such front surface. Each lower chip also has arear surface 78 andedges 80 extending between the front and rear surfaces. The lower chips are mounted on thebottom surface 58 of the connecting element and connected to thepads 66 on the bottom surface bysolder balls 82 or other conductive bonding material. In one example, fluxless soldering process may be used for joining the chips to the connecting element. Such fluxless process can be carried out, for example, in an atmosphere of nitrogen or other inert atmosphere, or under vacuum. In another example, stud bumps or balls having gold at their surfaces, or formed entirely of gold, can be diffusion-bonded to correspondinglands 66 or other features of connectingelement 52 having contacting surface of tin. Desirably, gold stud bumps are formed on the chips by a wire bonder, when such chips are still in pre-diced wafer form. Such process permits the gold stud bumps to be applied at a desirably high rate and the pitch and height of bumps to be well controlled. The reverse variant, with the gold stud bumps provided on the lands and with the compatible bonding surfaces on the chips, may also be used. -
Lower chips 72 are mounted side-by-side adjacent the center of the connecting element and, hence, remote fromedges lands 70 project outwardly beyond the lower chips. The subassembly further includes anupper chip 84 having afront surface 86 withcontacts 88 thereon and also having a rear or upwardly-facingsurface 90 andedges 92 extending between the front and rear surfaces. The upper chip is mounted on theupper surface 56 of the connecting element in substantially the same way as the lower chip, so that thecontacts 88 of the upper chip are bonded to thepads 64 on the upper surface of the connecting element, as by solder balls or otherconductive bonding material 94. The chips may be assembled to the connecting element by conventional bonding techniques such as those commonly employed in flip-chip bonding. With the chips mounted in this manner, the chips are interconnected with one another, and with thelands 70 of the connecting element. Becauseupper chip 84 is mounted over thelower chips 72, some or all the contacts of the upper and lower chips can be aligned with one another. Some or all of the interconnections between the upper and lower chips can be short, straight-through connections, each such straight-through connection being defined by a single conductive via 65 extending between acontact 82 of the lower chip and acontact 88 of the upper chip aligned therewith. - In this embodiment,
lower chips 72 are active, radio frequency chips such as radio frequency power amplifier chips, whereasupper chip 84 is an integrated passive chip having passive components such as resistors and capacitors, but having no active components. In the condition illustrated, the subassembly can be tested for proper function as, for example, by engaginglands 70 with contacts on a test fixture. Also, additional contact points or test lands (not shown) can be provided on connectingelement 52. Further, the connecting element may itself include passive components such as resistors, capacitors and, particularly, inductors. As described in certain embodiments of the aforementioned international application PCT/US02/27509, inductors can be formed by traces and other electrically conductive elements of a circuit panel and also can be formed by interconnections between elements as, for example, by interconnections between traces of the circuit panel and conductive elements on one of the chips. For example, inductors may be defined by conductive elements on the panel or connectingelement 52 in conjunction with conductive elements on the upper orpassive chip 84. - In an assembly method according to an embodiment of the invention,
subassembly 50 is assembled to thelead frame 20 described above. As best seen inFIGS. 4 and 6 , thesubassembly 50 is aligned over the lead frame so that thelands 70 adjacent ground edges 53 of the connecting element overlie theupper lands 41 of the ground leads, whereas thelands 70 adjacent theactive edges 55 overlie theupper lands 43 of the active leads. The subassembly is advanced downwardly relative to the lead frame, by moving the subassembly downwardly or moving the lead frame upwardly, so as to engage the lands of the connecting element with the upper lands of the lead frame. Prior to engaging the lands with one another, solder balls or otherconductive bonding materials 96 are provided on thelands 70 of the connecting element or on the lands of the lead frame. For example, thesolder balls 96 may be applied in the same process used to apply the solder balls for mounting thelower chips 72. Alternatively, the lead frame can be “tinned” or provided with a thin coating of a solder or other bonding material on theupper lands lands 70 of the connecting element and a layer of gold on thelands lands 70 of the connecting element are bonded to the lands of the lead frame, thereby electrically connecting the conductive elements of the connecting element with the active leads and ground leads of the lead frame. The rear surfaces 78 of the lower chips may be brought into direct abutment with the central plate orthermal conductor 22 of the lead frame. Alternatively, a layer of a die attach, which desirably is relatively thin and thermally conductive, may be provided between the rear surfaces of the lower chips and the central plate. The die attach may be a metallic die attach such as a solder may be used. Alternatively, an intermetallic bond may be used. For example, thethermal conductor 22 of the lead frame may be formed from copper and may be provided with a thin coating of tin, solder or other metallic bonding material for presenting a cooperating bonding surface for metallized surfaces oflower chips 72. The rear surfaces of thelower chips 72 are desirably metallized by a coating of gold such that a tin-gold or solder-gold contact is formed whenlower chips 72 are joined to the tinned surface ofthermal conductor 22. The reverse arrangement can also be used, with the rear surfaces of the lower chips metallized by a coating of tin and the thermal conductor coated, e.g. plated, with gold. Desirably, this process is performed while the lead frame is still in the form of a continuous strip or tape with other adjacent lead frames, and while theconnectors 50 are also in the form of a continuous strip or tape, so that multiple subassemblies are united with multiple lead frames or bottom plane elements in a single operation. - After the subassemblies have been joined with the lead frames, the resulting assemblies are encapsulated by overmolding with a protective resin as, for example, an epoxy, polyimide or other dielectric composition. This process may be performed in a conventional mold. Desirably, the bottom surface of the lead frame is protected during this process by a film or other temporary covering (not shown) or by one of the surfaces of the mold (not shown), so that the molding processes leaves these bottom surfaces free of the resin.
- After encapsulation, the encapsulated assemblies formed on the various lead frames in the strip or tape are cut apart from one another or “singulated.” During the singulation process, the
temporary elements ground buses 32 are cut away from the remainder of the lead frame. Because these temporary elements and outer margins lie at the outboard edges of the assembly, they can be removed during the singulation process without damaging the other components. Also, at the time these elements are removed, the other elements of the assembly are supported and held by the encapsulant. The resulting assembly (FIGS. 7-9 ) has the connectingelement 52 andchips mass 100 of encapsulant. The mass has abottom surface 120 near the plane of the thermal conductor, ground edge surfaces 122 projecting upwardly from the bottom surface adjacent ground busses 32 and active edge surfaces 124 projecting upwardly from the bottom surface at the rows ofactive terminals 45. In this condition, eachactive lead 42 andactive terminal 45 is electrically isolated from the other active leads and active terminals, but is maintained in position by theencapsulant mass 100. The upper portions of the ground leads 40 and active leads 42 (FIG. 9 ) are also embedded in the encapsulant, so that these leads are fixed in position relative to the connectingelement 52. However, theground buses 32 and thelower lands 45 defined by the active leads remain exposed at thebottom surface 120 of the mass. Similarly, the bottom surface of the central plate orthermal conductor 22 also remains exposed at the bottom surface of the mass. The thermal conductor, ground buses and terminals lie below alower datum plane 91 defined by the rear surfaces oflower chips 72. Depending upon the exact conditions used for molding, these surfaces may be recessed relative to the surrounding bottom surface of the encapsulant mass, or may project slightly below the surrounding encapsulant, or else may be flush with the bottom surface of the encapsulant as seen inFIGS. 8 and 9 . However, the surfaces of the ground buses, central plate and lower lands of the active leads remain accessible so that they can be contacted by bonding material applied to the bottom of the package, i.e., to the surface facing downwardly inFIGS. 8 and 9 . As best seen inFIGS. 7 and 9 , the lower lands oractive terminals 45 are disposed adjacent theedges 124 of theencapsulant mass 100 and, hence, adjacent the edges of the package. Theground buses 32 are also disposed adjacentother edges 122 of theencapsulant mass 100. - The resulting package can be surface-mounted to a
circuit board 102 or other circuit panel. Desirably, the circuit board has groundcontacts 104, active contact pads 106 (FIG. 9 ) and a large thermal contact pad (108) (FIG. 8 ) arranged in a pattern corresponding to the pattern of theground buses 32, lower lands oractive terminals 45, and thecentral plate 22. The package can be bonded to the circuit board by solder-bonding. Desirably, a layer ofsolder 110 or other bonding material is provided between the central plate orthermal conductor 22 and thethermal pad 108, whereas smaller masses ofbonding material 112 provided between theground contact pads 104 and theground buses 32. Other masses ofbonding material 114 are provided between theother contact pads 106 and theactive terminals 45. Here again, the bonding material may be provided as a pretinning or coating on the lead frame. The circuit board has appropriate signal connections to each of thecontact pads 106 associated with theactive terminals 45. Thus, theactive terminals 45 serve as active signal contacts for the packaged assembly. Theground buses 32 andcentral plate 22 serve as ground contacts. Moreover, the bondedplate 22 serves as a thermal conductor for conducting heat from thelower chips 72 and other elements of the package into the circuit board. The plate orthermal conductor 22 has a large surface area and high thermal conductivity. Thelarge mass 110 of bonding material provides a similar low resistance thermal path from the plate to thethermal pad 108 on the circuit board. Active leads 42 and ground leads 40 provide robust connections between the conductive elements of connectingelement 52 and the circuit board. The central plate orthermal conductor 22 provides electromagnetic shielding below thelower chips 72. Moreover, the large ground plane 62B (FIG. 6 ) and other metallic components on the connectingelement 52 provide additional shielding over the top of the lower chips. - In a variation of the above embodiment, illustrated in
FIG. 9A , some or all of the ground leads 40 a are attached to thethermal conductor 22 and extend horizontally outwardly therefrom, to defineupper leads 41 a which are bonded to corresponding leads of the connectingelement 52. In such case, one or more of theground buses 32 of thelead frame 20 can be eliminated when ground leads 32 are connected to the thermal conductor and conductive interconnection to ground is further provided through the thermal conductor. - The assembly of
FIG. 10 is generally similar to the assembly described above relative toFIGS. 7-9 . However, the assembly ofFIG. 10 includes twolower chips 172 and twoupper chips 184. The lower oractive chips 172 include a radio frequency chip, such as a high performance chip fabricated in a gallium arsenide technology, and a complementary metal oxide semiconductor (CMOS) chip such as a power controller chip.Upper chips 184 desirably include integrated passive devices. Oneupper chip 184 is associated with each of thelower chips 172. The contacts of the associated chips may be aligned with one another so as to provide straight-through connections between upper and lower chips similar to those described above with reference toFIGS. 4-6 . The connectingelement 152 may include a multilayer laminate substrate (MLC), including several metal layers as, for example, four metal layers.Upper chips 184 andlower chips 172 are flip-chip mounted to the connectingelement 152 in the same manner as described above. - The assembly of the connecting
element 152 andchips pads 170 and by abutting the rear surfaces of the lower chips with thethermal conductor 123 of the lead frame or bonding the rear surfaces of the lower chips to the thermal conductor. - Encapsulation and singulation of the joined assembly is desirably performed in generally the same manner as described above with respect to
FIGS. 7-9 . However, in this embodiment, theencapsulant 100 is applied so that the edge surfaces 121 lie inwardly of ground busses 32, i.e., so that the ground busses 32 which form the terminals for the ground leads 140 project outwardly beyond the adjacent edge surfaces of the encapsulant mass. The ground leads 140 connected to the ground busses project upwardly outside of the encapsulant, and extend inwardly, into the encapsulant above the bottom plane of the assembly. The active leads (not shown) have a similar configuration; the terminals associated with these leads also project outwardly beyond the edges of the encapsulant mass. When the assembly is mounted to a circuit panel,solder fillets 177 may be formed on the top surfaces of the terminals, i.e., on the top surfaces of ground busses 32 and on the top surfaces of the terminals associated with the active leads. The solder fillets may be integral with the solder which connects the terminals to the circuit panel. The solder fillets provide further enhanced heat dissipation from the package, including enhanced thermal conduction to the circuit panel. - In the embodiment of
FIG. 11 , the bottom plane element of the package is defined by a chip carrier rather than a lead frame. Thechip carrier 200 includes a bottomplane dielectric layer 202 with a centralthermal conductor 204 andterminals 206 thereon. The terminals and thermal conductor in this embodiment are exposed at thebottom surface 208 of the dielectric layer byholes 210 extending through the dielectric layer. The dielectric layer also hasbond windows 212 extending through it.Leads 214 associated with theterminals 206 may be formed integrally with the terminals.Leads 214 may extend across the bond windows, in the plane of theterminals 206 and thethermal conductor 204. In this condition, prior to assembly, the inner ends 216 of the leads may be temporarily connected to thethermal conductor 204 as, for example, by frangible elements (not shown). Asubassembly 250, similar to thesubassembly 50, may be assembled with such a carrier, and theleads 214 may be bent upwardly and bonded to thelands 270 on the periphery of the connectingelement 252. For example, a bonding tool may be advanced through the bond window to bend and bond the leads. The lead-bonding operation may be generally as disclosed in as disclosed, for example, in U.S. Pat. No. 5,915,752, the disclosure of which is hereby incorporated by reference herein. The resulting assembly may be encapsulated so as to form anencapsulant mass 218 overlying the upper surfaces of theterminals 206 anddielectric element 202 of the bottom plane element. The encapsulation process is conducted in a manner which leaves theterminals 206 andthermal conductor 204 exposed as, for example, by covering thebond windows 212 before introducing an encapsulant over the top surface of thedielectric element 206. In this embodiment as well, the conductive elements (not shown) on the connectingelement 252 serve as connections between the chips and thelands 270 of the connecting element. Here again, the connectingelement 252 extends horizontally outwardly beyond thelower chips 272. - A package according to yet another embodiment (
FIG. 12 ) uses abottom plane element 300, which also incorporates adielectric layer 302,terminals 306 andthermal conductor 308, similar to the corresponding elements discussed above with reference toFIG. 11 . In this arrangement, however, theleads 314 which connect the conductive features of the connectingelement 352 to theterminals 306 are provided as strips formed integrally with the conductive elements of connectingelement 352.Leads 314 may project outwardly from the edges of connectingelement 352. Alternatively, theleads 314 initially may extend acrossbond windows 312 in the dielectric layer of the connecting element and may be displaced downwardly from the plane of the connecting element by a bonding tool, using a process similar to that discussed above. Other ways of providing leads extending upwardly and downwardly between the connecting element and the terminals may be employed. For example, wire bonds or other leads formed separately from the connecting element and separately from the bottom plane element may be used. As illustrated inFIG. 12 , theencapsulant mass 318 and other components may be covered by a conductive electrical shield or can 320. In a further variant, a heat sink may be provided only on the upper surface of the encapsulant mass. The heat sink, shield or can 320 may be disposed directly on the rear surface of theupper chip 384 or may be connected thereto by a layer of a thermally-conductive grease or otherflowable material 322. In a further variant, the bottom edge ofcan 320 may be solder-bonded to the circuit panel when the assembly is mounted to the panel, to provide a ground connection and to enhance thermal conduction to the panel. Such a can may be provided with a solder fillet similar to the fillet discussed above with reference toFIG. 10 , with the solder fillet extending up along the sides of the can. - Any number of lower chips and any number of upper chips may be employed. Also, chips other than active RF chips and integrated passive chips may be used. For example, chips such as logic chips, memory chips and the like, can be provided in addition to the integrated passive chip or in place thereof. Further, the package may include discrete electrical components mounted to the connecting element or to the bottom plane element. In the embodiments discussed above, the chips are mounted with their front or contact-bearing surfaces facing toward the connecting element. However, one or more of the chips may have their front surfaces facing away from the connecting element, with the contacts of such chip being electrically connected to the connecting element by leads such as wire bonds.
- The connecting element may include any number of layers of dielectric and any number of layers of conductive features. For example, the connecting element may be a multi-layer structure with internal conductive layers as well as layers on its upper and lower surfaces. Merely by way of example, internal conductive layers may include layers of traces or one or more ground planes, or other conductive planes. Alternatively, as seen in
FIG. 13 , a connectingelement 450 may incorporate asingle dielectric layer 454 and a single layer of conductive features on its top surface. The single layer definespads 464 and traces 460 on the top surface. Some or all of the conductive features may be exposed throughholes 465 in the dielectric layer to definefurther pads 466 exposed at thebottom surface 458 of the dielectric layer. Likewise, lands 470 adjacent the edges of thedielectric layer 454 may be exposed throughholes 471 in the dielectric layer for connection to a bottom plane assembly as discussed above. A similar structure may have conductive elements disposed only on the bottom surface and may similarly define pads exposed on both surfaces. - A lead frame in accordance with a further embodiment of the invention (
FIG. 14 ) includes a plurality of terminal leads 542, each having a lower land orterminal 545 and anupper land 543 similar to the corresponding features of the active leads 42 discussed above with reference toFIG. 3 . The lead frame ofFIG. 14 further includesinductors 501. Each inductor includes a series ofstrips 503 cooperatively defining a turn or partial turn about an axis perpendicular to the plane of the drawing inFIG. 14 . A pair of inductor leads 505 is provided for each inductor. Each inductor lead has alower end 507 connected to one of the strips and anupper end 509 forming an upper land. The upper lands of the inductor leads are coplanar with the upper ends of the terminal leads. In the in-process condition ofFIG. 14 , the elements of the lead frame are physically connected to one another bytemporary elements 536. A lead frame according to this embodiment can be assembled to a connecting element or subassembly (not shown) in the same manner as discussed above with reference toFIGS. 1-9 . The connecting element has lands corresponding to the terminal leads and has additional lands corresponding to the inductor leads. Thus, assembly of the connecting element to the lead frame serves to connect the inductors in circuit with the traces on the connecting element. Here again, after assembly thetemporary elements 536 are removed, leaving the terminals isolated from one another and from the inductors. Use of inductors formed integrally with a lead frame provides inductors formed from the relatively thick metal of the lead frame, and hence with very low internal resistance and correspondingly high Q values. The spiral inductors shown inFIG. 14 are merely illustrative; other types of inductors, such as those described in the aforementioned international application, can be made using conductive elements of the lead frame as parts of the inductors. Also, the inductor leads can connect to one or more of the chips, rather than to the connecting element or circuit panel. - In the embodiment of
FIG. 14 , the terminals and leads which will be used as ground connections to the circuit board are interspersed with the other terminals and leads. Stated another way, it is not essential to provide the ground features concentrated on a particular edge of the structure. Also, the embodiment ofFIG. 14 omits the thermal conductor or central plate used in the embodiment ofFIG. 1 . The thermal conductor also may be omitted in the other embodiments as, for example, in the embodiments ofFIGS. 11 and 12 . Where the thermal conductor is omitted, the bottom surfaces of the lower chips optionally may be exposed at the bottom surface of the package so that the bottom surfaces of the lower chips can be bonded to elements of the circuit panel when the package is mounted on the circuit panel. Stated another way, the bottom surfaces of the lower chips may be coplanar with the terminals which serve to connect the package to the circuit panel. In such an arrangement, the bottom surfaces of the lower chips may be tinned or otherwise metallized to facilitate bonding during a surface-mounting operation or other operation used to mount the package to the panel. - In the embodiment shown in
FIGS. 15 and 16 , the connectingelement 652 is a chip carrier including adielectric layer 658 and an upper patterned metalliclayer defining lands 654 exposed at a top side of the chip carrier, and a lower patterned metalliclayer defining lands 656 exposed at a bottom side andinterconnect terminals 670, also exposed at the bottom side of the connecting element or chip carrier. The lower patterned metallic layer also defines a ground bus 691 (FIG. 16 ) which is also exposed at the bottom surface of the connectingelement 652. One or both of the metallic layers further definetraces 653 connectinginterconnect terminals 672 with the lands and vias interconnecting some or all of thelands 656 withlands 654. Here again, the connecting element may include more than one layer of dielectric and may include more than two metallic layers. Alternatively, as discussed above with reference toFIG. 13 , the connecting element may include only one metallic layer defining lands exposed at both sides of the chip carrier. - The
bottom plane element 660 is provided as a lower chip carrier generally similar to thebottom plane element 200 discussed above with reference toFIG. 11 . Thus,bottom plane element 660 includes adielectric layer 662 and a patternedmetallic layer 664 above the dielectric layer. This patterned metal layer definesactive terminals 672,interconnect terminals 671 and traces 692 connecting the active terminals with the interconnect terminals, as well as additionalcomponent mounting terminals 676. The additional component mounting terminals are connected to some of theinterconnect terminals 671 by additional traces (not shown). Theactive terminals 672 are exposed at the bottom surface of the bottom plane element through holes indielectric layer 662. Some or all of the additionalcomponent mounting terminals 676 may also be exposed at the bottom surface through holes in the dielectric layer. The same patterned metal layer also defines athermal conductor 620, which is also exposed at the bottom surface of the chip carrier through a large opening in the dielectric layer. As best seen inFIG. 16 , the metallic layer may be in the form of a continuous metal layer defining thethermal conductor 620 and extending over substantially all of the upper surface of the dielectric layer except for those regions occupied by the terminals and traces. The continuous metal layer surrounds the terminals and traces, but is electrically isolated from these features by small gaps in the metallic layer. The continuous metallic layer provides an effective RF shield. - One or more
lower chips 611, for example, active radio frequency chips are disposed below connectingelement 652 and conductively attached as discussed above, tolands 656 on the bottom side of connectingelement 652. One or moreupper chips 613, for example, passive chips including one or more integrated passive components, are conductively attached tolands 654 of the upperpatterned metal layer 664. - As best seen in
FIG. 15 ,large solder balls 622 extend betweeninterconnect terminals active terminals 672 on the bottom plane element orlower chip carrier 660 and the additionalcomponent mounting terminals 676 to the connectingelement 652 and tochips active terminals 672 may be directly connected bysolder balls 622 a to interconnectterminals 670 on the connecting element. Stated another way, some or all of the active terminals may also serve as interconnect terminals. Some of thelarge solder balls 622 b (FIG. 16 ) also connect the continuous metal layer andthermal conductor 620 with theground bus 691 of the connecting element orupper chip carrier 652. Thelarge solder balls 622 are located outside of the area in whichlower chip 613 is attached toupper chip carrier 652, desirably flanking a plurality of the peripheral edges oflower chip 613. One or morediscrete devices 686, e.g. passive electronic components such as capacitors, resistors and inductors, are bonded to additionalelement mounting terminals 676 of thelower chip carrier 660, and are connected to one or both of thechips interconnect terminals large solder balls 622. In this embodiment, thediscrete device 686 is disposed outside of the region covered by the connecting element orupper chip carrier 652 and projects upwardly to or beyond the level of the connectingelement 652. This arrangement allows the package to accommodate relatively thick discrete devices while maintaining a relatively small overall package height. - The use of solder balls to form the connections between bottom plane element or lower chip carrier and the connecting element or upper chip carrier avoids the need for bond windows in the connecting element or in the bottom plane element, which reduces the cost of these elements. Moreover, such connection is also desirable as it avoids a need for the connecting element to be selectively metallized.
- The package of
FIGS. 15 and 16 can be assembled byfirst bonding chips element 652 and then bonding the connectingelement 652 tolower chip carrier 660 usingsolder balls 622. The rear surface oflower chip 611 is desirably bonded to the thermal conductor of 620 thelower chip carrier 660 at the same time that the connectingelement 652 is bonded tolower chip carrier 660. Thereafter, the resulting assembly may be encapsulated so as to form anencapsulant mass 618 overlying the surfaces of the connectingelement 652 and extending between thelower chip carrier 660 and the connectingelement 652.Discrete component 686 can be bonded toterminals 676 at any time prior to encapsulation. An alternative assembly process involves aligning upper and lower chips, the connectingelement 652 and lower chip carrier orbottom plane element 660 and then reflowing the aligned elements to form bonded connections between the elements of the assembly in one step. - In use, the
active terminals 672,thermal conductor 620 and, optionally, theadditional element terminals 676 of thelower chip carrier 660 are bonded to corresponding terminals of a circuit board or other circuit panel by thin masses or layers of solder or other bonding material forming a land grid array, in the same manner as discussed above. Here again, the thermal conductor orcontinuous layer 620 desirably is mounted to a large, grounded pad on the circuit panel so that the thermal conductor serves as both a ground connection and an RF shielding element. In a variant of this embodiment, the thermal conductor may be omitted and the rear surface of the lower chip may be exposed at the bottom surface of the package, so that the rear surface of the lower chip is bonded directly to the circuit panel when the package is mounted to the panel. - The embodiment of
FIG. 17 is identical to the embodiment shown inFIGS. 15 and 16 except that posts 722 extending fromupper chip carrier 752 are provided for interconnecting theupper chip carrier 752 to thelower chip carrier 760, in place of thelarge solder balls 622 shown inFIGS. 15 and 16 .Posts 722 are desirably formed of copper or other metallic material by etching in a manner such as that described in U.S. Pat. No. 6,177,636 and in commonly assigned U.S. Provisional Application No. 60/508,970 filed Oct. 6, 2003, serial number not yet assigned, the disclosures of which are hereby incorporated herein by reference. Thelands 730 used for interconnection withlower chips 711 may be formed by the process disclosed in such provisional application for lowering the height of initially formed metal posts. - Desirably, the copper posts 722 are plated with an adhesion-promoting metal such as nickel, and then gold for corrosion resistance. The gold-plated
posts 722 are then bonded bymasses 732 of bonding material, e.g. solder, tin, eutectic composition, etc., toterminals 772 of thelower chip carrier 760. The embodiment ofFIG. 18 is identical to the embodiment shown inFIG. 17 except that throughposts 822 are formed to extend upwardly from thelower chip carrier 860 instead of downwardly from theupper chip carrier 852.Posts 822 are joined tocorresponding terminals 870 of theupper chip carrier 852 by bondingmaterial 832. -
FIG. 19 illustrates anassembly 1400 according to another embodiment of the invention in which in which one ormore chips bottom plane element 1418 and an upper package element or connectingelement 1430. In the particular embodiment shown, thelower package element 1418 can be a chip carrier which includes a sheet-like dielectric element 1419 having a patternedmetal conductive layer 1420 disposed on the top surface of such dielectric element. This metallic layer defineslower terminals 1422 exposed through holes indielectric layer 1419 at abottom surface 1424 of thelower chip carrier 1418 for interconnection to elements below the bottom surface.Metallic layer 1420 also includes a thermal conductor such as the thermal conductor described above with reference toFIG. 15 , the thermal conductor being exposed at the bottom surface of the lower chip carrier by way of holes indielectric layer 1418. Here again, the thermal conductor optionally may be in the form of a substantially continuous layer which extends around other components of the metallic layer and which provides a large ground plane as discussed above. In other variants, other package elements such a lead frame; a sheet-like dielectric element having a metallic layer on its bottom surface or having plural metallic layers; or a multilayer circuit panel having multiple dielectric layers and having one or more conductive layers, such as those described above and those described in the '509 Application, may be used as the lower package element. - One or more of the chips is a
passive chip 1415 as discussed above having integrated passive devices. In addition, the passive chip can be provided with one or more discretepassive devices 1441 mounted to the front contact-bearing surface 1417 of the passive chip. One or more chips is an “active chip” 1414 having one or more integrated active devices. Thepassive chip 1415 is desirably flip-chip attached to theactive chips 1414 through a surface mount means such as a solder ball or solder bump array, land grid array, etc.Active chips 1414 have upwardly facing front contact-bearingsurfaces 1435 and downwardly facingrear surfaces 1437 which are disposed in contacting relation to thelower chip carrier 1418. - The downwardly-facing
rear surfaces 1437 of theactive chips 1414 are desirably mounted to themetallic layer 1420 of thelower chip carrier 1418 by abonding material 1432 having a high thermal conductivity as, for example a metallic bonding material. Thepassive chip 1415 has arear surface 1416 which is mounted toupper chip carrier 1430.Upper chip carrier 1430 is disposed above thepassive chip 1415. InFIG. 19 , theupper chip carrier 1430 is depicted as a multilayer panel having a plurality of layers ofmetallic features 1438 including traces,bond pads 1429 on its bottom surface,terminals 1431 on its top surface andvias 1434 extending within and through the panel such that the traces and vias conductively interconnect at least some of thebond pads 1429 with at least some of theterminals 1431. Themetallic features 1438 of the top chip carrier desirably include a substantially continuous conductive plane such as athermal spreader 1403 or other features sufficient to form a barrier to electromagnetic radiation at the operating frequencies to be employed in the assembly. Other forms of package elements such as, for example, a lead frame or a sheet-like dielectric element having one or more metallic layers can be used. Preferably, these other forms include similar features. - Preferably, the
upper chip carrier 1430 has larger area than the upper orpassive chip 1415 and overhangs theupper chip 1415 relative to at least one edge thereof. - As shown in
FIG. 19 , some of all of thecontacts 1401 onpassive chip 1415 are electrically connected to thelower chip carrier 1418 by way of bottom leads 1426. The bottom leads 1426 may include wire bonds and/or leads formed integrally with traces of thelower chip carrier 1418. For example, bottom leads 1426 may be formed integrally withterminals 1422, as parts of themetallic layer 1420. These leads may be deformable leads and may have ends temporarily held in place relative todielectric element 1419 by frangible elements. Examples of such frangible leads are described above with reference toFIG. 11 . In the same manner as discussed above with reference toFIG. 11 ,bond windows 1440 can be provided in the dielectric element of the lower chip carrier. During assembly, a tool inserted through the bond window detaches the lead 1426 from its frangible connection to the dielectric element of thechip carrier 1418, bends the lead and attaches the lead to a contact pad onpassive chip 1415. - As further shown in
FIG. 19 , thepassive chip 1415 is interconnected to theupper chip carrier 1430 by way oftop leads 1428 in the form of wire bonds. The top leads 1428 are connected between thecontacts 1401 of the upper orpassive chip 1415 andbond pads 1429 on the upper chip carrier. The bond pads, in turn, are conductively interconnected to theterminals 1431 on the upper surface of thechip carrier 1430. - The top leads 1428 and bottom leads 1426 may be arranged to connect some or all of the
terminals 1431 of the upper chip carrier with some or all of theterminals 1422 of the lower chip carrier. Some or all of such connections may be “straight-through” connections, without passing through any functional element ofchips common contact 1401 of the passive chip, or to twocontacts 1401 which are connected by a low-resistance conductor on the passive chip, a straight-through connection is made. Other interconnections can be arranged so that signals passing between conductive elements of the top and bottom interposers are routed through one or more functional elements of the chips. - An
encapsulant 1436 is desirably provided between theupper chip carrier 1430 and the lower chip carrier, the encapsulant being provided and having characteristics as described above. The assembly ofFIG. 19 may be formed by first making asubassembly including chips upper chip carrier 1430 withbonding material layer 1432 and wire-bonding some or all of thecontacts 1401 of thechip 1415 to contactpads 1429 of the upper chip carrier with top leads 1428. After the wire-bonding step, the bottom chip carrier is placed onto therear surfaces 1437 oflower chips 1414, and bottom leads 1426 are connected to some or all of thecontact pads 1401 of the upper or passive chip. The encapsulant is then introduced between the upper and lower chip carriers. Some or all of these steps may be performed while the upper chip carrier, lower chip carrier, or both are parts of larger tapes or sheets which are severed during or after assembly to provide individual units, each including one ormore assemblies 1400. - The
assembly 1400 can be mounted to a circuit panel havingcontact pads 1481 and thermalconductor mounting elements 1482 disposed at acontact surface 1480 thereof, using a solder bonding process or other metallurgical bonding process similar to those discussed above to form metallic connections betweenterminals 1422 oflower chip carrier 1418 andcontact pads 1481 and larger connections between the thermal conductor of the lower chip carrier and thermalconductor mounting elements 1482 of the panel. As described above, the thermal conductor and the mountingelements 1482 of the panel provides thermal communication with the assembly at rear surfaces ofactive chips 1414 over a large area and spreads the heat transferred from the active chips into the circuit panel. - One or more additional chips or other
microelectronic elements 1490 may be mounted on theterminals 1431 of the upper chip carrier. Typically, the additional elements will be arranged to interact with the chips within the assembly. As illustrated, thechips 1490 are flip-chip attached to theupper chip carrier 1430 through a surface mount technique such as a solder ball grid array or land grid. Alternatively,chips 1490 can be mounted face up over the upper chip carrier, and interconnected to upperchip carrier terminals 1431 through wire bonds and the like. - In a particularly preferred arrangement the
chips microelectronic elements 1490 desirably include one or more functional elements related to receiving or processing signals. Without limitation, such functional elements include RF receivers, low noise amplifiers, filters, RF mixers, IF mixers, samplers, oscillator, and signal processor. Whereupper chip carrier 1430 includes a ground plane such asthermal conductor 1403 or other shielding element, it will substantially block stray RF emission from thechips microelectronic elements 1490 from such stray emissions. The thermal conductor and other conductive components of thelower chip carrier 1418 likewise substantially block stray RF emission downwardly from the space between the chip carriers. The leads 1426, 1428 may substantially block RF emission toward the edges of the assembly as, for example, where the spacing between grounded leads is less than the wavelength of the RF emission. In some cases, it may be desirable to provide either additional grounded leads extending between the upper and lower chip carriers or other conductive elements such as a continuous or nearly continuous conductive wall structure extending from the vicinity of the upper chip carrier to the vicinity of the lower chip carrier so as to block RF emission toward the edges. In other cases, where the vertical distance between the conductive elements of the upper and lower chip carriers is less than the wavelength of the RF radiation, these elements alone will substantially block edgewise emission. It should be appreciated that inFIG. 19 , as in the other drawings, the size of the assembly, and particularly the vertical dimensions of the assembly, are greatly exaggerated for purposes of illustration. Merely by way of example, the actual vertical distance between the chip carriers may be about 1-2 millimeters or even less. - Additional
microelectronic elements 1490 may be mounted to anassembly 1400 so as to form a larger pre-assembled module, which can then be handled and assembled to the circuit panel. In a further variant, the additional elements mounted atopupper chip carrier 1430 may include another multi-chip assembly. For example, in the particular embodiment of FIG. 19,terminals 1431 of the upper chip carrier includeterminals 1431 a provided in a pattern corresponding to the pattern ofterminals 1422 of the lower chip carrier, so that another complete assembly identical toassembly 1400 can be mounted on these terminals in addition tomicroelectronic elements 1490 or in lieu thereof. For example,large solder balls 1433 can be used to support another assembly (not shown) overelements 1490.Multiple assemblies 1400 may be stacked one atop the other, either as a preassembled unit or during assembly to a circuit panel. - The 1500 assembly of
FIG. 20 is similar to theassembly 1400 ofFIG. 19 except as discussed below. In the assembly 1500 ofFIG. 20 , a plurality ofupper chips 1515 such as passive chips are disposed above a plurality of lower chips such asactive chips 1514.Chips upper chips 1515 overhang and extend beyond the edges of thelower chips 1514. In this embodiment as well, a plurality of leads interconnect thelower chip carrier 1518 to thepassive chips 1515 and connect the passive chip to theupper chip carrier 1530. Here again, the leads include bottom leads 1542 which interconnect theterminals 1522 on thelower chip carrier 1518 tocontacts 1523 of thepassive chips 1515, andtop leads 1544 which interconnect thecontacts 1523 of the passive chips tobonding pads 1529 of the upper chip carrier and hence toterminals 1531. In this embodiment, some or all of the top leads 1544 are formed integrally with bottom leads 1542. As discussed above, the bottom leads 1542 can be formed integrally with features of the metallic layer on the lower chip carrier such as traces orterminals 1522 and bonded toterminals 1523 by a bonding tool. In such case, top leads 1544 can be continuations of theleads 1542, bonded toterminals 1529 by the bonding tool. Thebonding window 1540 oflower chip carrier 1518 is made large enough to accommodate the required lead length. Leads of this type inherently provide a straight-through connected between the bottom chip carrier and the top chip carrier. The lead-forming techniques discussed above with reference toFIG. 19 may be used to form other leads. -
FIG. 21 illustrates another variation of the assemblies shown and described inFIGS. 19 and 20 . In the assembly ofFIG. 21 , the bottom leads 1642 again extend between conductive features of the lower chip carrier and the contacts of the upper chip. However, some or all of the top leads used in the embodiments ofFIGS. 19 and 20 are replaced by interconnect leads 1644 extending directly from thelower chip carrier 1618 to theupper chip carrier 1630. Again, leads 1642, 1644 can be formed integrally with conductive features of thelower chip carrier 1618 and can be bonded by a tool pressed against the leads throughbond windows 1640. Alternatively, the leads can be discrete leads, such as wire-bonds, or a combination of discrete leads and leads formed integrally to the lower chip carrier. When the leads are formed integrally to the lower chip carrier, they can be placed at different locations along an axis perpendicular to the cross-section which is illustrated inFIG. 21 . In such manner, a bonding tool can select one of the leads and bond it to theupper chip 1615 so as to form abottom lead 1642. Then, at a different time, the bonding tool can select another lead and bond it to theupper chip carrier 1630 so as to form aninterconnect lead 1644. Where the assembly includes only bottom leads and interconnect leads as shown inFIG. 21 , connections between thetop chip carrier 1630 and the chips can be made by providing sets of leads, each including abottom lead 1642 and aninterconnect lead 1644, the leads of each such set being connected to one another by a conductive feature onlower chip carrier 1618. For example, both leads of such a set may be connected to thesame terminal 1622 of the lower chip carrier. Alternatively, both leads may be connected by a trace (not shown) but isolated fromterminals 1622. -
FIG. 22 illustrates another variation in which an upper orpassive chip 1715 is disposed in a recess of anupper chip carrier 1730. Thecontact pads 1729 of the upper chip carrier are substantially coplanar with the contacts 1701 of theupper chip 1715. In this embodiment, the upper chip carrier desirably is a substrate-type element such as a ceramic substrate. A recess is formed in theupper chip carrier 1730 as by molding a precursor material into a substrate having the desired shape according to known processes. Alternatively, the substrate can first be formed and then material be removed to form therecess 1702, as by etching or mechanical milling. In a further alternative, the upper chip carrier can be formed by uniting a ring-shaped substrate having conductive features defining thecontact pads 1729 of the upper chip carrier with a generally planar substrate so that the ring-shaped substrate defines the recess and so thatconductive features 1710 of the planar substrate are connected to thecontact pads 1729. - Bottom leads 1742 and
top leads 1744 interconnect the lower chip carrier 1718 to theupper chip 1715 and theupper chip carrier 1730. The leads can be formed integrally to the lower chip carrier and bonded by lead deformation as described above. The bottom andtop leads FIG. 20 . The substantially coplanar configuration of the upper chip contacts 1701 and upper chipcarrier contact pads 1729 facilitates the bonding operation. Alternatively, theleads FIG. 23 ) a planar upperchip carrier substrate 1830 can be provided withcontact pads 1829 in the form of posts which project from the bottom surface of such substrate. When theupper chip 1815 is disposed on the bottom surface of such substrate, the posts are disposed adjacent one or more edges of the upper chip, and the tips of the posts are substantially coplanar with thecontacts 1801 of the upper chip. - Another variation is illustrated in
FIG. 24 . As shown inFIG. 24 , theupper chip carrier 1930 and thelower chip carrier 1918 are portions of a foldeddielectric sheet 1919 having a patternedmetal layer 1920 such as the tapes described above. Stated another way, a single sheet having a patternedmetal layer 1920 thereon is folded to provide thelower chip carrier 1918 and theupper chip carrier 1930. Thus, the boundary between the upper and lower chip carriers is afold 1921 in the sheet. Microelectronic packages incorporating folded sheets, as well as methods of making the same, are described in further detail in, for example, certain embodiments of co-pending, commonly assigned U.S. patent application Ser. Nos. 10/077,388; 10/281,550; 10/654,375; 60/408,644 and 60/443,438 and PCT International Application PCT/US03/25256, the disclosures of all of such applications being hereby incorporated by reference herein, as well as in certain embodiments of U.S. Pat. No. 6,225,688, the disclosure of which is also incorporated by reference herein. - In the embodiment of
FIG. 24 , the upper orpassive chip 1915 has arear surface 1932 mounted to the inner or downwardly-facing surface of theupper chip carrier 1930 and afront surface 1917 having contacts to which theactive chips 1914 are flip-chip attached, as described above. Thelower chip carrier 1918 has a bottom surface at which a plurality ofterminals 1922 are exposed. Likewise, theupper chip carrier 1930 has an upper surface at which a plurality ofterminals 1924 are exposed. - In one manufacturing process, the
active chips 1914 are mounted to thepassive chip 1915. Then, the mounted chips are attached, as by an encapsulant or thermallyconductive bonding material 1938 to a thermal conductor or ground plate included in themetal layer 1920 on that portion of the dielectric sheet which will form thelower chip carrier 1918, after which the dielectric sheet is folded and therear surface 1932 of the upper orpassive chip 1915 is attached to theupper chip carrier 1930. Alternatively, the assembledchips rear surface 1932 of thepassive chip 1915 to theupper chip carrier 1930, then folding thesheet 1919, and then mounting therear surface 1934 of the active chips to themetal layer 1920 of thelower chip carrier 1918. - A plurality of bottom leads 1942 interconnect the
lower chip carrier 1918 to thepassive chip 1915. As shown, theleads 1942 can be formed integrally to the lower chip carrier and bonded to thepassive chip 1915 by a bonding tool deforming each lead through abond window 1940, after thesheet 1919 has been folded to form the upper and lower chip carriers. As in the embodiments described above with reference toFIG. 19 , thechips FIG. 19 , the combination of the conductive features on the upper and lower chip carriers and other features such as theleads 1942 extending between thelower chip carrier 1918 and thepassive chip 1915 provide a level of shielding to substantially prevent radio frequency radiation from passing between the interior space between the upper andlower chip carriers fold 1921. The tape may include one or more additional conductive layers as discussed below in connection withFIG. 26 to provide the shielding features. Here again, additional conductive elements such as additional leads extending between the upper and lower chip carriers remote from the fold may be provided for additional RF shielding. - Electrical interconnection between the
active chips 1914 and thepassive chip 1915 is through the contacts provided onfront surfaces lower chip carrier 1918 and thepassive chip 1915 is through bottom leads 1942 extending from theterminals 1922. In this embodiment, no separately-formed leads are required to interconnectterminals 1922 of thelower chip carrier 1918 withterminals 1924 of theupper chip carrier 1930, since the folded sheet constituting upper and lower chip carriers have a patternedmetal layer 1920 thereon which provides the interconnection in the form of traces extending along the sheet and extending aroundfold 1921. Desirably, selected ones of theterminals 1922 are selectively interconnected only to selected ones of theterminals 1924 by the patternedmetal layer 1919, such that paths for signals are provided between the upper chip carrier and lower chip carrier, as well as paths for common interconnections such as power and ground. -
FIG. 25 is a plan view illustrating an embodiment in which a plurality of carriers including chip carriers are provided as a set of flaps of afoldable dielectric sheet 2000 having a patterned metal layer thereon (not shown). Such dielectric sheet and patterned metal layer are generally as described above with reference toFIG. 24 . Thecarriers sheet 2000 has a structure and function as that of a lower chip carrier or upper chip carrier of a multi-layer fold-stack package, such as that described above relative toFIG. 24 . Each of the carriers is patterned to support a functional block, which may be unique within theparticular dielectric sheet 2000 or be the same as that of another chip carrier. In an embodiment, the portions of thedielectric sheet 2000 can be patterned to support a power amplifier (PA) 2001, receiver (RX) 2002, antenna (ANT) 2004, and transmitter (TX) 2005. The block “ANT” on carrier 304 represents an antenna which desirably can be formed integrally with the carrier, such as in a pattern of electrically conductive traces on the dielectric sheet. While not shown in the particular view ofFIG. 25 , the portions of thedielectric sheet 2000 are interconnected by wiring patterns in the metal layer as described above with reference toFIG. 24 . Thedielectric sheet 2000 is arranged in a generally cruciform pattern intended to be folded atfolds 2021 to form a multi-layer fold-stack chip package having five superposed layers. Cruciform folded packages are described, for example, in copending, commonly assigned U.S. patent application Ser. No. 10/077,388, the disclosure of which is hereby incorporated by reference herein. - In order to reduce interference from the power amplifier, the
receiver carrier 2002 is desirably folded in a manner such that it is shielded from radiation emitted by the power amplifier and/orantenna carriers receiver chip carrier 2002 is folded such that chips mounted to thatcarrier 2002 face away from the chips mounted to thecarrier 2001 for the power amplifier. Thetransmitter carrier 2005 is folded over the foldedreceiver carrier 2002, preferably such that the chips of the transmitter carrier face away from the chips on the receiver carrier. Thereafter, theantenna carriers PA 2001 orantenna 2003, and the chips or other components to be protected from emission. -
FIGS. 26-28 illustrate other variations in fold-stack packages according to embodiments of the invention. As shown inFIG. 26 , a two-layer fold-stack package 2100 is constructed from adielectric element 2102 having twometal layers upper chip carrier 2130, alower chip carrier 2118 formed integrally to the upper chip carrier, one or moreupper chips 2116 disposed above the upper chip carrier and one or morelower chips 2114 disposed between the upper and lower chip carriers. Desirably,lower chip 2114 includes an RFPA or other emission source.Upper chips 2116 desirably include one or more functional elements related to receiving or signal processing function as discussed above in connection withFIG. 19 . - A
first metal layer 2120 of the sheet is patterned, serving to interconnect chips and/or other elements to each other. Thesecond metal layer 2121 is substantially continuous over a broad area of the sheet, serving as a ground plane, or alternatively, a conductive backplane. Because of its continuity, thesecond metal layer 2121 serves as an electromagnetic shield forlower chip 2114 and components in the interior space between theupper chip carrier 2130 and thelower chip carrier 2118. As shown inFIG. 26 , the chips are mounted in face-up position and interconnected to respective portions of metallic layers of the folded sheet with wire-bonds. - In a further variation shown in
FIG. 27 , a three-level fold-stack package is provided. In this variation, a unitarymetallic sheet element 2200 is provided, having afirst metal layer 2210, adielectric layer 2215 adhering thereto, as well as patterns formed in asecond metal layer 2220 adhering to the dielectric layer opposite thefirst metal layer 2210. The unitary metallic sheet element is folded twice to provide the structure shown inFIG. 27 . An antenna is provided as a set ofpatterns 2202 in acap panel 2210 of the package that is exposed and faces outwardly. The antenna incorporates a spiral coil, dipole or other pattern of conductors. Alternatively, the antenna can be such as that described in the '509 Application. As described above with respect toFIG. 26 , a substantiallycontinuous portion 2221 ofmetal layer 2220 functions as a shielding element and desirably also a ground plane, to substantially block the radiation of radio frequency energy. In particular, radio frequency energy radiated fromantenna patterns 2202 are blocked from reaching theupper chips 2216 disposed between themetal layer 2221 and theupper chip carrier 2230. In addition, theleads 2244 extending between terminals of theupper chip carrier 2230 and theupper chips 2216 may also help to block the radiation from reaching thechips 2216. Moreover, themetal layer 2221 and theleads 2244 also substantially block radiation emitted by theupper chips 2216 from reaching the area above themetal layer 2221. - In an embodiment, the
lower chip 2214 includes a functional element having a radio frequency transmitter function such as a radio frequency transmitter, radio frequency power amplifier (RFPA), and/or a transmission filter.Upper chips 2216 desirably include one or more functional elements related to receiving and/or signal processing function. Without limitation, such functional elements include RF receiver, low noise amplifier, filter, RF mixer, IF mixer, one or more analog digital converter elements, e.g. sampler (sample and hold circuit), quantizer, oscillator, and signal processor. Alternatively, or in addition thereto,upper chips 2216 include control circuitry for the RFPAs such as transmitter control circuitry, which may be digital chips provided in complementary metal oxide semiconductor (CMOS) technology or “biCMOS” chips including both bipolar and CMOS transistors, for example. - Preferably, the RFPA outputs sufficient energy to the antenna to permit transmission of communication signals over commonly available wireless interfaces. Thus, The RFPA is adapted to output at least 10 milliwatts radio frequency power, more preferably 100 milliwatts or more, and most preferably 500 milliwatts or more power.
- In an embodiment, the
upper chips 2216 include one or more surface acoustic wave (SAW) filter devices adapted for use in a receiver of radio frequency signals. Such SAW filter device is desirably mounted to the chip carrier as described in co-pending U.S. Provisional Patent Application No. 60/449,673, incorporated by reference herein. - The package including the
lower chips 2214,upper chips 2216 and antenna can be made desirably thin, such that each chip carrier and cap panel has a thickness of about 200 μm or less, each chip has a thickness of less than about 200 μm, and the area of each chip ranges below about 0.5 cm2. Thus, a package including these elements ranges below about [(3×0.2)+(2×0.2)]×0.5 (cm3)=0.5 cm3. -
FIG. 28 illustrates a variation of thepackage structure 2300 shown inFIG. 27 , in which the upper chips are flip-chip attached by a surface mount technique to the patterned metal layer of theupper chip carrier 2330, rather than wire-bonded as shown inFIGS. 26-27 . - Desirably, the package structure according to any of the variations illustrated in
FIGS. 25-28 is incorporated in a portable electronic communication device, such as a handset. For example, the package structure can be incorporated in a handset of a cellular mobile communication device such as a cellular telephone, or alternatively, a cellular mobile data terminal such as a portable digital assistant having a wireless communication interface. -
FIGS. 29 and 30 illustrate variations of the embodiments shown and described above with reference toFIGS. 19-23 but in which the larger,passive chip 2415 is mounted to alower chip carrier 2418. In this embodiment, theactive chips 2414 are flip-chip attached to the passive chip. As shown inFIG. 29 , top leads 2444 are formed integrally totraces 2422 on the bottom surface of theupper chip carrier 2430. The top leads are interconnected to thepassive chip 2415, as by deformation by a bonding tool through abond window 2440 provided in theupper chip carrier 2430. Bottom leads 2442 are provided as wire-bonds. As shown inFIG. 30 , a plurality ofpassive chips 2515 are provided. The top leads 2544 extend from anupper surface 2532 of theupper chip carrier 2530, which is provided as a multi-layer substrate-type carrier. In such case, the top leads 2544 are interconnected to thepassive chips 2515 by way of wire-bonds, as are the bottom leads 2542 which interconnect thepassive chips 2515 to thelower chip carrier 2518.FIG. 31 illustrates a further variation in which theupper chip carrier 2630 also has a plurality ofchips 2614 mounted thereto. -
FIGS. 32 and 33 illustrate embodiments in which a plurality of chip carriers are provided having chips mounted thereto. The chip carriers are conductively connected by way oflarge solder balls 2702 which extend between ametal layer 2720 on the top side of alower chip carrier 2718 and a metal layer on the bottom side of amiddle chip carrier 2730. Similarly, conductive interconnection is provided bylarge solder balls 2704 which extend between the metal layer on the top side of themiddle chip carrier 2730 and a metal layer on the bottom side of anupper chip carrier 2750. The assembly is mounted to acircuit board 2712 havingpatterns 2708 thereon. The conductive interconnection provided by thelarge solder balls FIG. 32 , conductive interconnections are provided in form of wire-bonds between theupper chip carrier 2750 and themiddle chip carrier 2730.Bond windows 2740 in theupper chip carrier 2750 are provided for that purpose. - The
large solder balls FIG. 33 , a ground plane is provided below an antenna formed byconductive patterns 2806 of theupper chip carrier 2850. In such embodiment,additional solder balls 2801 are provided on an underside of the lower chip carrier, for interconnection with a circuit panel, for example. - In another embodiment, instead of
large solder balls - In the embodiments discussed above, use of a connecting element in the form of a circuit panel separate from the integrated passive chip provides significant economic advantages. The circuit panel has a lower cost per unit area. However, in a further variant, the features and methods discussed above can be employed in arrangements where a passive chip serves as the connecting element. For example, the lead frames discussed above can be used in such embodiments.
- As these and other variations and combinations of the features discussed above can be utilized without departing from the present invention, the foregoing discussion of the preferred embodiment should be taken by way of illustration rather than by way of limitation of the present invention.
Claims (39)
1. A method of making a microelectronic package comprising:
(a) assembling (i) a subassembly incorporating a connecting element with top and bottom surfaces and also incorporating one or more lower chips mounted to said bottom surface with (ii) a bottom plane element including a thermal conductor, said assembling step being performed so that said one or more lower chips overlie said thermal conductor and said connecting element is disposed above said thermal conductor and said one or more lower chips; and
(b) electrically connecting said connecting element to active terminals substantially coplanar with said thermal conductor.
2. A method as claimed in claim 1 wherein said bottom plane element includes active leads projecting upwardly from said active terminals, whereby said connecting element is juxtaposed with said active leads in said assembling step, said electrically connecting step including electrically connecting conductive elements of said connecting element to said active leads.
3. A method as claimed in claim 2 wherein said step of providing said bottom plane element includes providing a unitary lead frame including said active leads, said active terminals and said thermal conductor, the method further comprising the step of disconnecting the active terminals and active leads from said thermal conductor after said assembling step.
4. A method as claimed in claim 3 further comprising the step of encapsulating said active leads, connecting element and chips so as to leave said active terminals and thermal conductor exposed, said disconnecting step including removing temporary elements of said lead frame after said encapsulating step.
5. A method of making a microelectronic package comprising:
(a) assembling
(i) a subassembly incorporating a connecting element with top and bottom surfaces and one or more lower chips mounted to said bottom surface, said one or more lower chips having surfaces remote from said connecting element defining a lower datum and
(ii) a separate bottom plane element including active terminals lying at or below said lower datum; and
(b) electrically connecting said connecting element to said terminals.
6. A method as claimed in claim 5 wherein said bottom plane element has terminal leads projecting upwardly from said terminals, said terminal leads having upper ends, and said connecting element includes a dielectric layer having traces thereon extending to lands exposed at said bottom surface, said assembling step being performed so as to engage said lands with said upper ends of said terminal leads.
7. A method as claimed in claim 5 wherein said bottom plane element includes an inductor, the method further comprising connecting said inductor to said connecting element.
8. A method as claimed in claim 5 wherein said bottom plane element includes a lead frame.
9. A packaged chip comprising:
(a) a bottom package element and a top package element, each said package element having an upwardly facing top surface and a downwardly facing bottom surface, said top package element including a plurality of conductive elements, said top chip carrier overlying said bottom chip carrier so as to define an interior space between said chip carriers, said conductive elements of said top package element including top terminals exposed at said top surface of said top package element;
(b) one or more chips disposed in said interior space and connected to at least some of said terminals of at least one of said package elements; and
(c) one or more chips disposed above said top package element and connected to at least some of said terminals of said top package element wherein said conductive elements of said top package element substantially block radiative propagation of radio frequency energy between said one or more chips disposed in said interior space and said one or more chips disposed above said top package element.
10. A packaged chip as claimed in claim 9 wherein said conductive elements of said bottom package element includes bottom terminals exposed at said bottom surface of said bottom package element.
11. A packaged chip as claimed in claim 9 further comprising interconnect pillars extending between said top and bottom package elements and interconnecting at least some of the conductive elements on said package elements with one another.
12. A packaged chip as claimed in claim 9 further comprising leads extending into or through said interior space, at least some of said conductive features of said top and bottom package elements being interconnected with one another through said leads.
13. A packaged chip as claimed in claim 12 wherein said leads include bottom leads extending between said second chip and said bottom package element and top leads extending between said second chip and said top package element.
14. A packaged chip as claimed in claim 9 further comprising a cap panel overlying said top package element and defining a top space between said cap panel and said top package element, said cap panel including conductive elements defining at least a part of an antenna.
15. A packaged chip as claimed in claim 14 wherein said conductive elements of said cap panel define a shield disposed between said antenna and said top space.
16. A packaged chip as claimed in claim 9 wherein said top and bottom package elements and said cap panel include integral portions of a unitary sheet, said unitary sheet having at least two folds therein.
17. An electronic assembly comprising:
(a) a first chip including a radio frequency power amplifier (RFPA);
(b) at least one other chip disposed in vertically stacked relation to said first chip;
(c) a package holding said chips, said package including bottom terminals adapted for mounting to a circuit panel, interconnection between said chips and shielding adapted to substantially block radiative propagation of radio frequency energy between said first chip and said at least one other chip.
18. An electronic assembly as claimed in claim 17 further comprising shielding between said first chip and a space external to said assembly.
19. An electronic assembly as claimed in claim 18 wherein said package further includes at least a portion of an antenna.
20. An electronic assembly as claimed in claim 17 wherein said bottom terminals are adapted for surface mounting to a circuit panel.
21. An electronic assembly as claimed in claim 17 wherein said shielding is adapted to shield said at least one other chip from RF energy radiated from said first chip.
22. A portable electronic communication device including an electronic assembly as claimed in claim 17 .
23. A handset including a portable electronic communication device as claimed in claim 22 .
24. A cellular mobile communication device including a handset as claimed in claim 23 .
25. An electronic assembly comprising:
(a) a first chip including a radio frequency power amplifier (RFPA) adapted to produce at least 10 milliwatts RF power;
(b) a second chip including a surface acoustic wave chip;
(c) a package holding said first and second chips, said package including bottom terminals adapted for mounting to a circuit panel and shielding between said first chip and said second chip.
26. An electronic assembly as claimed in claim 25 further comprising shielding between said first chip and a space external to said assembly.
27. An electronic assembly as claimed in claim 25 wherein said package further includes at least a portion of an antenna.
28. An electronic assembly as claimed in claim 25 wherein said package occupies a volume of less than about 0.5 cm3.
29. An electronic assembly as claimed in claim 25 wherein said shielding is adapted to shield said at least one second chip from RF energy radiated from said first chip.
30. An electronic assembly as claimed in claim 25 wherein said bottom terminals are adapted for surface mounting to a circuit panel.
31. A portable electronic communication device including an electronic assembly as claimed in claim 25 .
32. A handset including a portable electronic communication device as claimed in claim 31 .
33. A cellular mobile communication device including a handset as claimed in claim 32 .
34. A packaged chip comprising:
(a) at least one lower chip; and
(b) a top package element extending above said at least one lower chip and extending in horizontal directions beyond said at least one lower chip, a chip of said at least one lower chip being mounted to said top package element; and
(c) a plurality of leads extending downwardly from said top package element,
wherein said top package element and said leads substantially block radiative propagation of radio frequency energy between said at least one lower chip and a space above said top package element.
35. A packaged chip as claimed in claim 34 wherein said leads form an enclosure extending around edges of said at least one lower chip such that said leads substantially block radiative propagation of radio frequency energy between said at least one lower chip and a space external to said enclosure.
36. A packaged chip as claimed in claim 34 wherein said leads are selected from the group consisting of pre-formed solder features, pillars, wire bonds, and leads formed integrally to a said chip carrier.
37. A packaged chip as claimed in claim 34 wherein at least one of said one or more lower chips includes at least one functional element selected from the group consisting of radio frequency (RF) transmitter, RF power amplifier, RF energy switch, and filter.
38. A packaged chip as claimed in claim 37 wherein said at least one lower chip includes a filter of the surface acoustic wave type.
39. A packaged chip as claimed in claim 38 further comprising one or more upper chips disposed above said package element, said one or more upper chips including at least one functional element selected from the group consisting of RF receiver, low noise amplifier, RF mixer, IF mixer, sampler, oscillator, and signal processor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/640,765 US20070096160A1 (en) | 2001-08-28 | 2006-12-18 | High frequency chip packages with connecting elements |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US31540801P | 2001-08-28 | 2001-08-28 | |
US10/210,160 US6856007B2 (en) | 2001-08-28 | 2002-08-01 | High-frequency chip packages |
PCT/US2002/027509 WO2003021673A1 (en) | 2001-08-28 | 2002-08-28 | High-frequency chip packages |
US44967303P | 2003-02-25 | 2003-02-25 | |
US46217003P | 2003-04-11 | 2003-04-11 | |
US10/746,810 US7176506B2 (en) | 2001-08-28 | 2003-12-24 | High frequency chip packages with connecting elements |
US11/640,765 US20070096160A1 (en) | 2001-08-28 | 2006-12-18 | High frequency chip packages with connecting elements |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/746,810 Division US7176506B2 (en) | 2001-08-28 | 2003-12-24 | High frequency chip packages with connecting elements |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070096160A1 true US20070096160A1 (en) | 2007-05-03 |
Family
ID=26904878
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/210,160 Expired - Lifetime US6856007B2 (en) | 2001-08-28 | 2002-08-01 | High-frequency chip packages |
US10/488,210 Expired - Fee Related US7566955B2 (en) | 2001-08-28 | 2002-08-28 | High-frequency chip packages |
US10/452,333 Expired - Lifetime US7012323B2 (en) | 2001-08-28 | 2003-06-02 | Microelectronic assemblies incorporating inductors |
US10/783,314 Expired - Lifetime US7268426B2 (en) | 2001-08-28 | 2004-02-20 | High-frequency chip packages |
US11/327,057 Abandoned US20060113645A1 (en) | 2001-08-28 | 2006-01-06 | Microelectronic assemblies incorporating inductors |
US11/640,765 Abandoned US20070096160A1 (en) | 2001-08-28 | 2006-12-18 | High frequency chip packages with connecting elements |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/210,160 Expired - Lifetime US6856007B2 (en) | 2001-08-28 | 2002-08-01 | High-frequency chip packages |
US10/488,210 Expired - Fee Related US7566955B2 (en) | 2001-08-28 | 2002-08-28 | High-frequency chip packages |
US10/452,333 Expired - Lifetime US7012323B2 (en) | 2001-08-28 | 2003-06-02 | Microelectronic assemblies incorporating inductors |
US10/783,314 Expired - Lifetime US7268426B2 (en) | 2001-08-28 | 2004-02-20 | High-frequency chip packages |
US11/327,057 Abandoned US20060113645A1 (en) | 2001-08-28 | 2006-01-06 | Microelectronic assemblies incorporating inductors |
Country Status (2)
Country | Link |
---|---|
US (6) | US6856007B2 (en) |
WO (1) | WO2003021673A1 (en) |
Cited By (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070278696A1 (en) * | 2006-05-30 | 2007-12-06 | Yung-Li Lu | Stackable semiconductor package |
US20070278640A1 (en) * | 2006-05-30 | 2007-12-06 | Gwo-Liang Weng | Stackable semiconductor package |
US20080233733A1 (en) * | 1998-12-21 | 2008-09-25 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US20080284010A1 (en) * | 2007-05-16 | 2008-11-20 | Texas Instruments Incorporated | Apparatus for connecting integrated circuit chip to power and ground circuits |
US20080284003A1 (en) * | 2007-05-17 | 2008-11-20 | Chua Swee Kwang | Semiconductor Packages And Method For Fabricating Semiconductor Packages With Discrete Components |
US20080284004A1 (en) * | 2004-08-24 | 2008-11-20 | Sony Corporation | Semiconductor device, substrate, equipment board, method for producing semiconductor device, and semiconductor chip for communication |
US20090115047A1 (en) * | 2007-10-10 | 2009-05-07 | Tessera, Inc. | Robust multi-layer wiring elements and assemblies with embedded microelectronic elements |
US7550832B2 (en) | 2006-08-18 | 2009-06-23 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor package |
US20090163161A1 (en) * | 2007-12-20 | 2009-06-25 | Itt Manufacturing Enterprises, Inc. | Scalable radio receiver architecture providing three-dimensional packaging of multiple receivers |
US20090230517A1 (en) * | 2008-03-11 | 2009-09-17 | Henry Descalzo Bathan | Integrated circuit package system with integration port |
US20090321959A1 (en) * | 2008-06-27 | 2009-12-31 | Harry Hedler | Chip Arrangement and Method of Manufacturing a Chip Arrangement |
WO2010040398A1 (en) * | 2008-10-08 | 2010-04-15 | Telefonaktiebolaget L M Ericsson (Publ) | Chip interconnection |
US20100165594A1 (en) * | 2008-12-31 | 2010-07-01 | Samsung Sdi Co., Ltd. | Mounting structure of semiconductor package and plasma display device having the same |
US20100165595A1 (en) * | 2008-12-31 | 2010-07-01 | Samsung Sdi Co., Ltd | Semiconductor package and plasma display device including the same |
EP2204848A1 (en) * | 2008-12-31 | 2010-07-07 | Samsung SDI Co., Ltd. | Semiconductor Package and Plasma Display Device including the same |
US20100327976A1 (en) * | 2009-06-29 | 2010-12-30 | Qualcomm Incorporated | Integrated power amplifier with load inductor located under ic die |
US20110049693A1 (en) * | 2009-09-02 | 2011-03-03 | Renesas Electronics Corporation | Semiconductor device, method of manufacturing semiconductor device, and lead frame thereof |
US20110073357A1 (en) * | 2008-06-02 | 2011-03-31 | Nxp B.V. | Electronic device and method of manufacturing an electronic device |
US20110140262A1 (en) * | 2009-12-10 | 2011-06-16 | National Semiconductor Corporation | Module package with embedded substrate and leadframe |
WO2011147695A1 (en) * | 2010-05-27 | 2011-12-01 | International Business Machines Corporation | Stacked package structure for integrated circuits |
US8148806B2 (en) | 2000-05-19 | 2012-04-03 | Megica Corporation | Multiple chips bonded to packaging structure with low noise and multiple selectable functions |
US8168527B2 (en) | 2006-09-06 | 2012-05-01 | Megica Corporation | Semiconductor chip and method for fabricating the same |
US8188591B2 (en) | 2010-07-13 | 2012-05-29 | International Business Machines Corporation | Integrated structures of high performance active devices and passive devices |
US20120211875A1 (en) * | 2009-02-25 | 2012-08-23 | Elpida Memory, Inc | Semiconductor device with stacked semiconductor chips |
US20120281379A1 (en) * | 2010-01-08 | 2012-11-08 | Osamu Shimada | Electronic component |
US20120280755A1 (en) * | 2011-05-04 | 2012-11-08 | Triquint Semiconductor, Inc. | Flip-chip power amplifier and impedance matching network |
US8395247B1 (en) * | 2009-06-29 | 2013-03-12 | Integrated Device Technology, Inc. | Method and apparatus for placing quartz SAW devices together with clock/oscillator |
US20130083492A1 (en) * | 2011-09-30 | 2013-04-04 | Samsung Electro-Mechanics Co., Ltd | Power module package and method of manufacturing the same |
US8426982B2 (en) | 2001-03-30 | 2013-04-23 | Megica Corporation | Structure and manufacturing method of chip scale package |
US20130113115A1 (en) * | 2011-11-07 | 2013-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | System in package process flow |
US20130223041A1 (en) * | 2012-02-23 | 2013-08-29 | Apple Inc. | Low profile, space efficient circuit shields |
US8680656B1 (en) * | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
CN103855135A (en) * | 2012-11-30 | 2014-06-11 | 辉达公司 | Three dimensional through-silicon via construction |
US20140329476A1 (en) * | 2013-05-02 | 2014-11-06 | Renesas Electronics Corporation | Electronic device |
US20140357021A1 (en) * | 2011-04-22 | 2014-12-04 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
US9131634B2 (en) | 2011-11-15 | 2015-09-08 | Qualcomm Incorporated | Radio frequency package on package circuit |
US9190353B2 (en) | 2013-03-05 | 2015-11-17 | Freescale Semiconductor, Inc. | Lead frame and substrate semiconductor package |
US9881898B2 (en) * | 2011-11-07 | 2018-01-30 | Taiwan Semiconductor Manufacturing Co.,Ltd. | System in package process flow |
US10943856B2 (en) * | 2016-09-16 | 2021-03-09 | Texas Instruments Incorporated | System in package device including inductor |
WO2021083032A1 (en) * | 2019-10-28 | 2021-05-06 | 天芯互联科技有限公司 | Packaging structure and manufacturing method therefor |
US11177195B2 (en) * | 2019-04-25 | 2021-11-16 | Texas Instruments Incorporated | Multi-lead adapter |
US20220093502A1 (en) * | 2019-06-24 | 2022-03-24 | Murata Manufacturing Co., Ltd. | Electronic module |
US11322423B2 (en) * | 2018-03-26 | 2022-05-03 | Hitachi Astemo, Ltd. | Electronic control device |
Families Citing this family (238)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5688716A (en) * | 1994-07-07 | 1997-11-18 | Tessera, Inc. | Fan-out semiconductor chip assembly |
JP3839267B2 (en) * | 2001-03-08 | 2006-11-01 | 株式会社ルネサステクノロジ | Semiconductor device and communication terminal device using the same |
US6879011B1 (en) * | 2002-03-07 | 2005-04-12 | The United States Of America As Represented By The Secretary Of The Navy | Magnetically shielded circuit board |
JP3923368B2 (en) * | 2002-05-22 | 2007-05-30 | シャープ株式会社 | Manufacturing method of semiconductor device |
JP2004111676A (en) * | 2002-09-19 | 2004-04-08 | Toshiba Corp | Semiconductor device, manufacturing method thereof, and member for semiconductor package |
US20040099958A1 (en) * | 2002-11-21 | 2004-05-27 | Schildgen William R. | Crack resistant interconnect module |
US7015570B2 (en) * | 2002-12-09 | 2006-03-21 | International Business Machines Corp. | Electronic substrate with inboard terminal array, perimeter terminal array and exterior terminal array on a second surface and module and system including the substrate |
US7071545B1 (en) * | 2002-12-20 | 2006-07-04 | Asat Ltd. | Shielded integrated circuit package |
JP2004214258A (en) * | 2002-12-27 | 2004-07-29 | Renesas Technology Corp | Semiconductor module |
EP1618610A2 (en) * | 2003-04-30 | 2006-01-25 | Paratek Microwave, Inc. | Electronically tunable rf chip packages |
US20050030227A1 (en) * | 2003-05-22 | 2005-02-10 | Khosro Shamsaifar | Wireless local area network antenna system and method of use therefore |
US20050085016A1 (en) * | 2003-09-26 | 2005-04-21 | Tessera, Inc. | Structure and method of making capped chips using sacrificial layer |
US7158767B2 (en) * | 2003-10-24 | 2007-01-02 | Cts Corporation | Tuneable frequency translator |
US20050116344A1 (en) * | 2003-10-29 | 2005-06-02 | Tessera, Inc. | Microelectronic element having trace formed after bond layer |
US7913498B2 (en) * | 2003-11-06 | 2011-03-29 | Schlumberger Technology Corporation | Electrical submersible pumping systems having stirling coolers |
EP1548827A1 (en) * | 2003-12-22 | 2005-06-29 | Telefonaktiebolaget LM Ericsson (publ) | Integrated circuit package arrangement and method |
JP4418250B2 (en) * | 2004-02-05 | 2010-02-17 | 株式会社ルネサステクノロジ | High frequency circuit module |
US7842948B2 (en) * | 2004-02-27 | 2010-11-30 | Nvidia Corporation | Flip chip semiconductor die internal signal access system and method |
US20080112151A1 (en) | 2004-03-04 | 2008-05-15 | Skyworks Solutions, Inc. | Overmolded electronic module with an integrated electromagnetic shield using SMT shield wall components |
US8399972B2 (en) | 2004-03-04 | 2013-03-19 | Skyworks Solutions, Inc. | Overmolded semiconductor package with a wirebond cage for EMI shielding |
US20050206482A1 (en) * | 2004-03-17 | 2005-09-22 | Dutoit Nicolaas | Electronically tunable switched-resonator filter bank |
KR100543729B1 (en) * | 2004-03-24 | 2006-01-20 | 아바고테크놀로지스코리아 주식회사 | RF IC package for improving heat transfer rate and for reducing height and size of package and assembly method thereof |
US7382056B2 (en) | 2004-04-29 | 2008-06-03 | Sychip Inc. | Integrated passive devices |
US7489524B2 (en) * | 2004-06-02 | 2009-02-10 | Tessera, Inc. | Assembly including vertical and horizontal joined circuit panels |
KR100548388B1 (en) * | 2004-07-20 | 2006-02-02 | 삼성전자주식회사 | Inductor element having high quality factor and a fabrication mentod thereof |
JP4477966B2 (en) * | 2004-08-03 | 2010-06-09 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
US7301242B2 (en) * | 2004-11-04 | 2007-11-27 | Tabula, Inc. | Programmable system in package |
US7462317B2 (en) * | 2004-11-10 | 2008-12-09 | Enpirion, Inc. | Method of manufacturing an encapsulated package for a magnetic device |
US7426780B2 (en) | 2004-11-10 | 2008-09-23 | Enpirion, Inc. | Method of manufacturing a power module |
DE102004057485B4 (en) * | 2004-11-29 | 2007-10-18 | Infineon Technologies Ag | Power semiconductor component and method for its production |
JP4494175B2 (en) * | 2004-11-30 | 2010-06-30 | 新光電気工業株式会社 | Semiconductor device |
US7335534B2 (en) * | 2005-01-10 | 2008-02-26 | Hvvi, Semiconductors, Inc. | Semiconductor component and method of manufacture |
KR101114008B1 (en) | 2005-01-11 | 2012-02-20 | 엘지이노텍 주식회사 | Surface mounting process of shield can |
US7583165B2 (en) | 2005-02-07 | 2009-09-01 | Tessera, Inc. | High Q cavity resonators for microelectronics |
US7445962B2 (en) * | 2005-02-10 | 2008-11-04 | Stats Chippac Ltd. | Stacked integrated circuits package system with dense routability and high thermal conductivity |
US20060183270A1 (en) * | 2005-02-14 | 2006-08-17 | Tessera, Inc. | Tools and methods for forming conductive bumps on microelectronic elements |
DE102005007373B4 (en) * | 2005-02-17 | 2013-05-29 | Infineon Technologies Ag | Power semiconductor device |
US8143095B2 (en) | 2005-03-22 | 2012-03-27 | Tessera, Inc. | Sequential fabrication of vertical conductive interconnects in capped chips |
CN101180728B (en) * | 2005-04-28 | 2011-06-08 | Nxp股份有限公司 | Integrated circuit assembly with passive integration substrate for power and ground line routing on top of an integrated circuit chip |
US7432690B2 (en) * | 2005-05-27 | 2008-10-07 | Hubbell Incorporated | Dual circuit wall switch occupancy sensor and method of operating same |
US8144478B1 (en) | 2005-07-01 | 2012-03-27 | Globalfoundries Inc. | Circuit module and method |
KR100699488B1 (en) * | 2005-07-19 | 2007-03-26 | 삼성전자주식회사 | Packaging chip comprising inductor |
US8359739B2 (en) * | 2007-06-27 | 2013-01-29 | Rf Micro Devices, Inc. | Process for manufacturing a module |
US8959762B2 (en) | 2005-08-08 | 2015-02-24 | Rf Micro Devices, Inc. | Method of manufacturing an electronic module |
US8053872B1 (en) | 2007-06-25 | 2011-11-08 | Rf Micro Devices, Inc. | Integrated shield for a no-lead semiconductor device package |
US8062930B1 (en) | 2005-08-08 | 2011-11-22 | Rf Micro Devices, Inc. | Sub-module conformal electromagnetic interference shield |
US8701272B2 (en) * | 2005-10-05 | 2014-04-22 | Enpirion, Inc. | Method of forming a power module with a magnetic device having a conductive clip |
US7688172B2 (en) * | 2005-10-05 | 2010-03-30 | Enpirion, Inc. | Magnetic device having a conductive clip |
US8139362B2 (en) * | 2005-10-05 | 2012-03-20 | Enpirion, Inc. | Power module with a magnetic device having a conductive clip |
US8631560B2 (en) * | 2005-10-05 | 2014-01-21 | Enpirion, Inc. | Method of forming a magnetic device having a conductive clip |
US20070138644A1 (en) * | 2005-12-15 | 2007-06-21 | Tessera, Inc. | Structure and method of making capped chip having discrete article assembled into vertical interconnect |
CN100485932C (en) * | 2005-12-22 | 2009-05-06 | 株式会社东芝 | Semiconductor device and electric apparatus |
US7332799B2 (en) * | 2005-12-28 | 2008-02-19 | Tessera, Inc. | Packaged chip having features for improved signal transmission on the package |
US7445967B2 (en) * | 2006-01-20 | 2008-11-04 | Freescale Semiconductor, Inc. | Method of packaging a semiconductor die and package thereof |
US7936062B2 (en) | 2006-01-23 | 2011-05-03 | Tessera Technologies Ireland Limited | Wafer level chip packaging |
US7755457B2 (en) * | 2006-02-07 | 2010-07-13 | Harris Corporation | Stacked stripline circuits |
US20070222087A1 (en) * | 2006-03-27 | 2007-09-27 | Sangdo Lee | Semiconductor device with solderable loop contacts |
US7759782B2 (en) | 2006-04-07 | 2010-07-20 | Tessera, Inc. | Substrate for a microelectronic package and method of fabricating thereof |
US8183680B2 (en) * | 2006-05-16 | 2012-05-22 | Broadcom Corporation | No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement |
US7892882B2 (en) * | 2006-06-09 | 2011-02-22 | Freescale Semiconductor, Inc. | Methods and apparatus for a semiconductor device package with improved thermal performance |
US7605451B2 (en) * | 2006-06-27 | 2009-10-20 | Hvvi Semiconductors, Inc | RF power transistor having an encapsulated chip package |
US7633168B2 (en) * | 2006-06-28 | 2009-12-15 | Intel Corporation | Method, system, and apparatus for a secure bus on a printed circuit board |
US7656024B2 (en) | 2006-06-30 | 2010-02-02 | Fairchild Semiconductor Corporation | Chip module for complete power train |
JP2008016630A (en) * | 2006-07-06 | 2008-01-24 | Matsushita Electric Ind Co Ltd | Printed circuit board, and its manufacturing method |
US7531893B2 (en) * | 2006-07-19 | 2009-05-12 | Texas Instruments Incorporated | Power semiconductor devices having integrated inductor |
WO2008013014A1 (en) * | 2006-07-27 | 2008-01-31 | Sharp Kabushiki Kaisha | Display device |
KR100778227B1 (en) * | 2006-08-23 | 2007-11-20 | 동부일렉트로닉스 주식회사 | Semiconductor device and fabricating method thereof |
US7659608B2 (en) * | 2006-09-15 | 2010-02-09 | Stats Chippac Ltd. | Stacked die semiconductor device having circuit tape |
DE102006060429B4 (en) * | 2006-12-20 | 2013-08-22 | Epcos Ag | Electrical component with leadframe structures |
US7537962B2 (en) * | 2006-12-22 | 2009-05-26 | Stats Chippac Ltd. | Method of fabricating a shielded stacked integrated circuit package system |
US8604605B2 (en) | 2007-01-05 | 2013-12-10 | Invensas Corp. | Microelectronic assembly with multi-layer support structure |
US20080180921A1 (en) * | 2007-01-31 | 2008-07-31 | Cyntec Co., Ltd. | Electronic package structure |
TW200836315A (en) * | 2007-02-16 | 2008-09-01 | Richtek Techohnology Corp | Electronic package structure and method thereof |
US9084377B2 (en) * | 2007-03-30 | 2015-07-14 | Stats Chippac Ltd. | Integrated circuit package system with mounting features for clearance |
US8134227B2 (en) * | 2007-03-30 | 2012-03-13 | Stats Chippac Ltd. | Stacked integrated circuit package system with conductive spacer |
JP2008262989A (en) * | 2007-04-10 | 2008-10-30 | Toshiba Corp | High frequency circuit board |
DE102007019811B4 (en) * | 2007-04-26 | 2014-11-27 | Infineon Technologies Ag | Circuit, on-chip applied filter circuit and system |
US7869225B2 (en) * | 2007-04-30 | 2011-01-11 | Freescale Semiconductor, Inc. | Shielding structures for signal paths in electronic devices |
DE102007020656B4 (en) * | 2007-04-30 | 2009-05-07 | Infineon Technologies Ag | Semiconductor chip workpiece, semiconductor device, and method of manufacturing a semiconductor chip workpiece |
US7687895B2 (en) * | 2007-04-30 | 2010-03-30 | Infineon Technologies Ag | Workpiece with semiconductor chips and molding, semiconductor device and method for producing a workpiece with semiconductors chips |
US7926173B2 (en) * | 2007-07-05 | 2011-04-19 | Occam Portfolio Llc | Method of making a circuit assembly |
US8508036B2 (en) * | 2007-05-11 | 2013-08-13 | Tessera, Inc. | Ultra-thin near-hermetic package based on rainier |
US20080315376A1 (en) * | 2007-06-19 | 2008-12-25 | Jinbang Tang | Conformal EMI shielding with enhanced reliability |
US7648858B2 (en) * | 2007-06-19 | 2010-01-19 | Freescale Semiconductor, Inc. | Methods and apparatus for EMI shielding in multi-chip modules |
US8212155B1 (en) * | 2007-06-26 | 2012-07-03 | Wright Peter V | Integrated passive device |
US7767497B2 (en) * | 2007-07-12 | 2010-08-03 | Tessera, Inc. | Microelectronic package element and method of fabricating thereof |
JP5215605B2 (en) | 2007-07-17 | 2013-06-19 | ラピスセミコンダクタ株式会社 | Manufacturing method of semiconductor device |
WO2009020467A1 (en) * | 2007-08-07 | 2009-02-12 | Skyworks Solutions, Inc. | Near chip scale package integration process |
US8067834B2 (en) * | 2007-08-21 | 2011-11-29 | Hvvi Semiconductors, Inc. | Semiconductor component |
US8018315B2 (en) * | 2007-09-10 | 2011-09-13 | Enpirion, Inc. | Power converter employing a micromagnetic device |
US7955868B2 (en) * | 2007-09-10 | 2011-06-07 | Enpirion, Inc. | Method of forming a micromagnetic device |
US7920042B2 (en) * | 2007-09-10 | 2011-04-05 | Enpirion, Inc. | Micromagnetic device and method of forming the same |
US7952459B2 (en) * | 2007-09-10 | 2011-05-31 | Enpirion, Inc. | Micromagnetic device and method of forming the same |
US8133529B2 (en) * | 2007-09-10 | 2012-03-13 | Enpirion, Inc. | Method of forming a micromagnetic device |
US20090072357A1 (en) * | 2007-09-13 | 2009-03-19 | Jinbang Tang | Integrated shielding process for precision high density module packaging |
US7651889B2 (en) | 2007-09-13 | 2010-01-26 | Freescale Semiconductor, Inc. | Electromagnetic shield formation for integrated circuit die package |
JP2009147058A (en) * | 2007-12-13 | 2009-07-02 | Panasonic Corp | Impedance matching filter and mounting board |
US7989928B2 (en) | 2008-02-05 | 2011-08-02 | Advanced Semiconductor Engineering Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8350367B2 (en) * | 2008-02-05 | 2013-01-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8212339B2 (en) * | 2008-02-05 | 2012-07-03 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8022511B2 (en) | 2008-02-05 | 2011-09-20 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8115304B1 (en) * | 2008-02-06 | 2012-02-14 | Xilinx, Inc. | Method of implementing a discrete element in an integrated circuit |
US8269308B2 (en) * | 2008-03-19 | 2012-09-18 | Stats Chippac, Ltd. | Semiconductor device with cross-talk isolation using M-cap and method thereof |
US9246390B2 (en) | 2008-04-16 | 2016-01-26 | Enpirion, Inc. | Power converter with controller operable in selected modes of operation |
US8692532B2 (en) | 2008-04-16 | 2014-04-08 | Enpirion, Inc. | Power converter with controller operable in selected modes of operation |
US8686698B2 (en) | 2008-04-16 | 2014-04-01 | Enpirion, Inc. | Power converter with controller operable in selected modes of operation |
US8541991B2 (en) | 2008-04-16 | 2013-09-24 | Enpirion, Inc. | Power converter with controller operable in selected modes of operation |
US8253241B2 (en) | 2008-05-20 | 2012-08-28 | Infineon Technologies Ag | Electronic module |
US7772046B2 (en) * | 2008-06-04 | 2010-08-10 | Stats Chippac, Ltd. | Semiconductor device having electrical devices mounted to IPD structure and method for shielding electromagnetic interference |
US8227908B2 (en) * | 2008-07-07 | 2012-07-24 | Infineon Technologies Ag | Electronic device having contact elements with a specified cross section and manufacturing thereof |
US7981730B2 (en) * | 2008-07-09 | 2011-07-19 | Freescale Semiconductor, Inc. | Integrated conformal shielding method and process using redistributed chip packaging |
JP5332374B2 (en) * | 2008-07-25 | 2013-11-06 | サンケン電気株式会社 | Semiconductor device |
US8138563B2 (en) * | 2008-08-08 | 2012-03-20 | International Business Machines Corporation | Circuit structures and methods with BEOL layers configured to block electromagnetic edge interference |
US8410584B2 (en) * | 2008-08-08 | 2013-04-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US9054086B2 (en) * | 2008-10-02 | 2015-06-09 | Enpirion, Inc. | Module having a stacked passive element and method of forming the same |
US8266793B2 (en) * | 2008-10-02 | 2012-09-18 | Enpirion, Inc. | Module having a stacked magnetic device and semiconductor device and method of forming the same |
US8339802B2 (en) * | 2008-10-02 | 2012-12-25 | Enpirion, Inc. | Module having a stacked magnetic device and semiconductor device and method of forming the same |
US8153473B2 (en) * | 2008-10-02 | 2012-04-10 | Empirion, Inc. | Module having a stacked passive element and method of forming the same |
US20100110656A1 (en) | 2008-10-31 | 2010-05-06 | Advanced Semiconductor Engineering, Inc. | Chip package and manufacturing method thereof |
US8035224B2 (en) * | 2008-11-14 | 2011-10-11 | Infineon Technologies Ag | Semiconductor device |
US8288845B2 (en) * | 2008-11-14 | 2012-10-16 | Triquint Semiconductor, Inc. | Package including proximately-positioned lead frame |
JP2010160142A (en) * | 2008-12-09 | 2010-07-22 | Renesas Electronics Corp | Signaling method, method of manufacturing semiconductor device, semiconductor device, and tester system |
US8698463B2 (en) * | 2008-12-29 | 2014-04-15 | Enpirion, Inc. | Power converter with a dynamically configurable controller based on a power conversion mode |
US9548714B2 (en) | 2008-12-29 | 2017-01-17 | Altera Corporation | Power converter with a dynamically configurable controller and output filter |
US8101463B2 (en) * | 2009-02-12 | 2012-01-24 | Infineon Technologies Ag | Method of manufacturing a semiconductor device |
JP2010192653A (en) * | 2009-02-18 | 2010-09-02 | Panasonic Corp | Semiconductor device |
US8110902B2 (en) * | 2009-02-19 | 2012-02-07 | Advanced Semiconductor Engineering, Inc. | Chip package and manufacturing method thereof |
US8097489B2 (en) * | 2009-03-23 | 2012-01-17 | Stats Chippac, Ltd. | Semiconductor device and method of mounting pre-fabricated shielding frame over semiconductor die |
US8384228B1 (en) | 2009-04-29 | 2013-02-26 | Triquint Semiconductor, Inc. | Package including wires contacting lead frame edge |
US8212340B2 (en) | 2009-07-13 | 2012-07-03 | Advanced Semiconductor Engineering, Inc. | Chip package and manufacturing method thereof |
TWI378546B (en) * | 2009-09-16 | 2012-12-01 | Powertech Technology Inc | Substrate and package for micro bga |
US8030750B2 (en) * | 2009-11-19 | 2011-10-04 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
US8378466B2 (en) * | 2009-11-19 | 2013-02-19 | Advanced Semiconductor Engineering, Inc. | Wafer-level semiconductor device packages with electromagnetic interference shielding |
US8368185B2 (en) * | 2009-11-19 | 2013-02-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with electromagnetic interference shielding |
TWI497679B (en) * | 2009-11-27 | 2015-08-21 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
US8138014B2 (en) * | 2010-01-29 | 2012-03-20 | Stats Chippac, Ltd. | Method of forming thin profile WLCSP with vertical interconnect over package footprint |
TWI411075B (en) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US20110291788A1 (en) * | 2010-05-26 | 2011-12-01 | Tyco Electronics Corporation | Planar inductor devices |
US20120002377A1 (en) * | 2010-06-30 | 2012-01-05 | William French | Galvanic isolation transformer |
TWI540698B (en) | 2010-08-02 | 2016-07-01 | 日月光半導體製造股份有限公司 | Semiconductor package and manufacturing method thereof |
US9137934B2 (en) | 2010-08-18 | 2015-09-15 | Rf Micro Devices, Inc. | Compartmentalized shielding of selected components |
TWI508245B (en) * | 2010-10-06 | 2015-11-11 | 矽品精密工業股份有限公司 | Package of embedded chip and manufacturing method thereof |
US8440012B2 (en) * | 2010-10-13 | 2013-05-14 | Rf Micro Devices, Inc. | Atomic layer deposition encapsulation for acoustic wave devices |
US8313985B2 (en) * | 2010-10-21 | 2012-11-20 | Rf Micro Devices, Inc. | Atomic layer deposition encapsulation for power amplifiers in RF circuits |
KR101061531B1 (en) * | 2010-12-17 | 2011-09-01 | 테세라 리써치 엘엘씨 | Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US8867295B2 (en) | 2010-12-17 | 2014-10-21 | Enpirion, Inc. | Power converter for a memory module |
TWI525782B (en) * | 2011-01-05 | 2016-03-11 | 矽品精密工業股份有限公司 | Semiconductor package and fabrication method thereof |
US8564092B2 (en) * | 2011-02-25 | 2013-10-22 | National Semiconductor Corporation | Power convertor device and construction methods |
US8835226B2 (en) | 2011-02-25 | 2014-09-16 | Rf Micro Devices, Inc. | Connection using conductive vias |
US9627230B2 (en) | 2011-02-28 | 2017-04-18 | Qorvo Us, Inc. | Methods of forming a microshield on standard QFN package |
TWI525767B (en) * | 2011-04-04 | 2016-03-11 | Rohm Co Ltd | Semiconductor device and method for manufacturing semiconductor device |
US20120286416A1 (en) * | 2011-05-11 | 2012-11-15 | Tessera Research Llc | Semiconductor chip package assembly and method for making same |
US9391046B2 (en) * | 2011-05-20 | 2016-07-12 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming 3D semiconductor package with semiconductor die stacked over semiconductor wafer |
US8405214B2 (en) * | 2011-08-12 | 2013-03-26 | Nanya Technology Corp. | Semiconductor package structure with common gold plated metal conductor on die and substrate |
US9070642B2 (en) * | 2011-09-14 | 2015-06-30 | Infineon Technologies Ag | Electronic module |
US9620430B2 (en) | 2012-01-23 | 2017-04-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sawing underfill in packaging processes |
US8637887B2 (en) * | 2012-05-08 | 2014-01-28 | Advanced Semiconductor Engineering, Inc. | Thermally enhanced semiconductor packages and related methods |
US8704341B2 (en) | 2012-05-15 | 2014-04-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with thermal dissipation structures and EMI shielding |
US9440135B2 (en) * | 2012-05-29 | 2016-09-13 | Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. | Multilayer electronic structures with integral vias extending in in-plane direction |
US8948712B2 (en) | 2012-05-31 | 2015-02-03 | Skyworks Solutions, Inc. | Via density and placement in radio frequency shielding applications |
TW201351599A (en) * | 2012-06-04 | 2013-12-16 | 矽品精密工業股份有限公司 | Semiconductor package and fabrication method thereof |
US8653634B2 (en) | 2012-06-11 | 2014-02-18 | Advanced Semiconductor Engineering, Inc. | EMI-shielded semiconductor devices and methods of making |
KR102250612B1 (en) | 2012-06-14 | 2021-05-10 | 스카이워크스 솔루션즈, 인코포레이티드 | Power amplifier modules with harmonic termination circuit and related systems, devices, and methods |
WO2014011808A1 (en) | 2012-07-13 | 2014-01-16 | Skyworks Solutions, Inc. | Racetrack design in radio frequency shielding applications |
US20140091440A1 (en) * | 2012-09-29 | 2014-04-03 | Vijay K. Nair | System in package with embedded rf die in coreless substrate |
TWI550816B (en) | 2013-01-08 | 2016-09-21 | 矽品精密工業股份有限公司 | Package substrate and fabrication method thereof |
US8952503B2 (en) | 2013-01-29 | 2015-02-10 | International Business Machines Corporation | Organic module EMI shielding structures and methods |
US9196575B1 (en) * | 2013-02-04 | 2015-11-24 | Altera Corporation | Integrated circuit package with cavity in substrate |
US9570405B2 (en) * | 2013-02-21 | 2017-02-14 | Ps4 Luxco S.A.R.L. | Semiconductor device and method for manufacturing same |
US20140253279A1 (en) * | 2013-03-08 | 2014-09-11 | Qualcomm Incorporated | Coupled discrete inductor with flux concentration using high permeable material |
US9788466B2 (en) * | 2013-04-16 | 2017-10-10 | Skyworks Solutions, Inc. | Apparatus and methods related to ground paths implemented with surface mount devices |
US9807890B2 (en) | 2013-05-31 | 2017-10-31 | Qorvo Us, Inc. | Electronic modules having grounded electromagnetic shields |
JP5517378B1 (en) * | 2013-08-13 | 2014-06-11 | 太陽誘電株式会社 | Circuit module |
CN107845618A (en) * | 2013-08-18 | 2018-03-27 | 乾坤科技股份有限公司 | Electronic system with composite base material |
JP5576543B1 (en) * | 2013-09-12 | 2014-08-20 | 太陽誘電株式会社 | Circuit module |
SG11201601118WA (en) * | 2013-09-13 | 2016-03-30 | Resonant Systems Inc | Printed-circuit board motor |
US9373556B2 (en) * | 2013-11-14 | 2016-06-21 | Azurewave Technologies, Inc. | Module IC package structure and method for manufacturing the same |
US20150262902A1 (en) | 2014-03-12 | 2015-09-17 | Invensas Corporation | Integrated circuits protected by substrates with cavities, and methods of manufacture |
US9355997B2 (en) | 2014-03-12 | 2016-05-31 | Invensas Corporation | Integrated circuit assemblies with reinforcement frames, and methods of manufacture |
US9165793B1 (en) | 2014-05-02 | 2015-10-20 | Invensas Corporation | Making electrical components in handle wafers of integrated circuit packages |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9741649B2 (en) | 2014-06-04 | 2017-08-22 | Invensas Corporation | Integrated interposer solutions for 2D and 3D IC packaging |
US9252127B1 (en) | 2014-07-10 | 2016-02-02 | Invensas Corporation | Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture |
US9165869B1 (en) * | 2014-07-11 | 2015-10-20 | Freescale Semiconductor, Inc. | Semiconductor device with twisted leads |
JP6421491B2 (en) * | 2014-08-13 | 2018-11-14 | 富士通株式会社 | Electronics |
US9721902B2 (en) * | 2014-08-26 | 2017-08-01 | Samsung Electronics Co., Ltd. | Method of manufacturing RF power amplifier module, RF power amplifier module, RF module, and base station |
CN104218018B (en) * | 2014-08-26 | 2017-08-29 | 深圳三星通信技术研究有限公司 | A kind of radio frequency power amplification modules and its assemble method, radio-frequency module, base station |
KR102340828B1 (en) * | 2014-10-23 | 2021-12-17 | 삼성전자주식회사 | Printed circuit board assembly manufacturing method |
US9704639B2 (en) * | 2014-11-07 | 2017-07-11 | Solantro Semiconductor Corp. | Non-planar inductive electrical elements in semiconductor package lead frame |
CN106416447A (en) * | 2015-01-22 | 2017-02-15 | 华为技术有限公司 | Heat dissipation apparatus for small-size device and circuit board heat dissipation system |
US9472484B2 (en) * | 2015-02-17 | 2016-10-18 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Semiconductor structure having thermal backside core |
US10103627B2 (en) * | 2015-02-26 | 2018-10-16 | Altera Corporation | Packaged integrated circuit including a switch-mode regulator and method of forming the same |
DE102015104641A1 (en) * | 2015-03-26 | 2016-09-29 | At & S Austria Technologie & Systemtechnik Ag | Carrier with passive cooling function for a semiconductor device |
US9929100B2 (en) * | 2015-04-17 | 2018-03-27 | Samsung Electro-Mechanics Co., Ltd. | Electronic component package and method of manufacturing the same |
US9509217B2 (en) | 2015-04-20 | 2016-11-29 | Altera Corporation | Asymmetric power flow controller for a power converter and method of operating the same |
US9478504B1 (en) | 2015-06-19 | 2016-10-25 | Invensas Corporation | Microelectronic assemblies with cavities, and methods of fabrication |
CN107750391A (en) | 2015-06-25 | 2018-03-02 | 英特尔Ip公司 | Vertical dc inductors for WLCSP |
US10008472B2 (en) | 2015-06-29 | 2018-06-26 | Stmicroelectronics, Inc. | Method for making semiconductor device with sidewall recess and related devices |
US9543277B1 (en) * | 2015-08-20 | 2017-01-10 | Invensas Corporation | Wafer level packages with mechanically decoupled fan-in and fan-out areas |
US9603283B1 (en) * | 2015-10-09 | 2017-03-21 | Raytheon Company | Electronic module with free-formed self-supported vertical interconnects |
US9515003B1 (en) * | 2015-12-08 | 2016-12-06 | Intel Corporation | Embedded air core inductors for integrated circuit package substrates with thermal conductor |
US9896330B2 (en) | 2016-01-13 | 2018-02-20 | Texas Instruments Incorporated | Structure and method for packaging stress-sensitive micro-electro-mechanical system stacked onto electronic circuit chip |
US10879341B2 (en) | 2016-01-20 | 2020-12-29 | Qualcomm Incorporated | Integrated device package comprising a real time tunable inductor implemented in a package substrate |
US10304623B2 (en) | 2016-01-20 | 2019-05-28 | Qualcomm Incorporated | Integrated device package comprising a tunable inductor |
US10741486B2 (en) * | 2016-03-06 | 2020-08-11 | Intel Corporation | Electronic components having three-dimensional capacitors in a metallization stack |
CN108701680B (en) * | 2016-03-31 | 2023-05-30 | 英特尔公司 | Semiconductor package with electromagnetic interference shielding using metal layers and vias |
CN106209012B (en) * | 2016-07-26 | 2018-12-14 | 深圳市麦捷微电子科技股份有限公司 | Multi-layered ceramic medium CSP package substrate |
KR102571361B1 (en) | 2016-08-31 | 2023-08-25 | 비쉐이 데일 일렉트로닉스, 엘엘씨 | Inductor having high current coil with low direct current resistance |
US10539592B2 (en) * | 2016-10-18 | 2020-01-21 | Texas Instruments Incorporated | Systems and methods for depopulating pins from contactor test sockets for packaged semiconductor devices |
US10629519B2 (en) * | 2016-11-29 | 2020-04-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US10212804B2 (en) | 2017-01-16 | 2019-02-19 | Harris Global Communications, Inc. | Electronic device with laterally extending thermally conductive body and related methods |
JP2018170419A (en) * | 2017-03-30 | 2018-11-01 | 太陽誘電株式会社 | Electronic component module |
JP6689780B2 (en) | 2017-03-30 | 2020-04-28 | 太陽誘電株式会社 | Method for manufacturing electronic component module |
EP3439028A1 (en) * | 2017-08-03 | 2019-02-06 | Siemens Aktiengesellschaft | Power module with at least one power semiconductor |
KR102530753B1 (en) * | 2017-08-11 | 2023-05-10 | 삼성전자주식회사 | Semiconductor package blocking electromagnetic interference and electronic system having the same |
US10957672B2 (en) * | 2017-11-13 | 2021-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of manufacturing the same |
US10861741B2 (en) | 2017-11-27 | 2020-12-08 | Texas Instruments Incorporated | Electronic package for integrated circuits and related methods |
TWI656611B (en) * | 2017-12-28 | 2019-04-11 | 黃斐琪 | Flip-chip package structure of power chip and the packaging method thereof |
US11538767B2 (en) | 2017-12-29 | 2022-12-27 | Texas Instruments Incorporated | Integrated circuit package with partitioning based on environmental sensitivity |
EP3547360A1 (en) * | 2018-03-29 | 2019-10-02 | Siemens Aktiengesellschaft | Semiconductor module and method of manufacturing same |
US11127689B2 (en) | 2018-06-01 | 2021-09-21 | Qorvo Us, Inc. | Segmented shielding using wirebonds |
US11219144B2 (en) | 2018-06-28 | 2022-01-04 | Qorvo Us, Inc. | Electromagnetic shields for sub-modules |
US11177226B2 (en) * | 2018-09-19 | 2021-11-16 | Intel Corporation | Flexible shield for semiconductor devices |
US20200161206A1 (en) * | 2018-11-20 | 2020-05-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and semiconductor manufacturing process |
US11114363B2 (en) | 2018-12-20 | 2021-09-07 | Qorvo Us, Inc. | Electronic package arrangements and related methods |
JP6888606B2 (en) * | 2018-12-21 | 2021-06-16 | 株式会社村田製作所 | High frequency module |
DE102019109200B4 (en) * | 2019-04-08 | 2024-03-07 | Infineon Technologies Ag | SEMICONDUCTOR DEVICES WITH NON-GALVANIC CONNECTION |
US11515282B2 (en) | 2019-05-21 | 2022-11-29 | Qorvo Us, Inc. | Electromagnetic shields with bonding wires for sub-modules |
US11328977B2 (en) * | 2019-06-11 | 2022-05-10 | Cobham Colorado Springs Inc. | Flip chip assembly |
US11302600B2 (en) * | 2019-12-18 | 2022-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and manufacturing method thereof |
US11342268B2 (en) * | 2020-01-29 | 2022-05-24 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
CN112437556A (en) * | 2020-10-23 | 2021-03-02 | 苏州浪潮智能科技有限公司 | Carrier cover plate of circuit board and wave soldering method of circuit board |
US11842946B2 (en) * | 2021-03-26 | 2023-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package having an encapsulant comprising conductive fillers and method of manufacture |
US11948724B2 (en) | 2021-06-18 | 2024-04-02 | Vishay Dale Electronics, Llc | Method for making a multi-thickness electro-magnetic device |
CN114582838B (en) * | 2022-05-05 | 2022-07-22 | 深圳新声半导体有限公司 | Semiconductor packaging structure with electromagnetic shielding function |
CN117059670B (en) * | 2023-10-12 | 2024-01-16 | 深圳市冠禹半导体有限公司 | Silicon carbide diode and manufacturing method thereof |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6297551B1 (en) * | 1999-09-22 | 2001-10-02 | Agere Systems Guardian Corp. | Integrated circuit packages with improved EMI characteristics |
US6445591B1 (en) * | 2000-08-10 | 2002-09-03 | Nortel Networks Limited | Multilayer circuit board |
US6734539B2 (en) * | 2000-12-27 | 2004-05-11 | Lucent Technologies Inc. | Stacked module package |
US6818978B1 (en) * | 2002-11-19 | 2004-11-16 | Asat Ltd. | Ball grid array package with shielding |
US6838761B2 (en) * | 2002-09-17 | 2005-01-04 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield |
Family Cites Families (201)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2507956A (en) | 1947-11-01 | 1950-05-16 | Lithographic Technical Foundat | Process of coating aluminum |
NL174337B (en) | 1952-04-03 | Corning Glass Works | DEVICE FOR REINDING A CONTINUOUS FIBER, IN PARTICULAR GLASS FIBER, ON SPOOLS. | |
US2796370A (en) | 1955-03-04 | 1957-06-18 | Charles W Ostrander | Composition and method for producing corrosion resistant protective coating on aluminum and aluminum alloys |
US3648131A (en) | 1969-11-07 | 1972-03-07 | Ibm | Hourglass-shaped conductive connection through semiconductor structures |
US3761782A (en) | 1971-05-19 | 1973-09-25 | Signetics Corp | Semiconductor structure, assembly and method |
US3981023A (en) | 1974-09-16 | 1976-09-14 | Northern Electric Company Limited | Integral lens light emitting diode |
US4279690A (en) | 1975-10-28 | 1981-07-21 | Texas Instruments Incorporated | High-radiance emitters with integral microlens |
GB1597712A (en) | 1977-01-17 | 1981-09-09 | Plessey Co Ltd | Display devices |
JPS55102282A (en) | 1979-01-29 | 1980-08-05 | Matsushita Electric Ind Co Ltd | Light emitting diode and method of fabricating the same |
US4551629A (en) | 1980-09-16 | 1985-11-05 | Irvine Sensors Corporation | Detector array module-structure and fabrication |
US4774630A (en) | 1985-09-30 | 1988-09-27 | Microelectronics Center Of North Carolina | Apparatus for mounting a semiconductor chip and making electrical connections thereto |
JPS62136865A (en) | 1985-12-11 | 1987-06-19 | Hitachi Ltd | Module mounting structure |
JPH0740609B2 (en) | 1985-12-20 | 1995-05-01 | セイコー電子工業株式会社 | Method for manufacturing semiconductor device |
US4862197A (en) | 1986-08-28 | 1989-08-29 | Hewlett-Packard Co. | Process for manufacturing thermal ink jet printhead and integrated circuit (IC) structures produced thereby |
US4764846A (en) | 1987-01-05 | 1988-08-16 | Irvine Sensors Corporation | High density electronic package comprising stacked sub-modules |
US4806106A (en) | 1987-04-09 | 1989-02-21 | Hewlett-Packard Company | Interconnect lead frame for thermal ink jet printhead and methods of manufacture |
US4862249A (en) | 1987-04-17 | 1989-08-29 | Xoc Devices, Inc. | Packaging system for stacking integrated circuits |
US4797179A (en) | 1987-06-09 | 1989-01-10 | Lytel Corporation | Fabrication of integral lenses on LED devices |
US4827376A (en) | 1987-10-05 | 1989-05-02 | Olin Corporation | Heat dissipating interconnect tape for use in tape automated bonding |
US4794092A (en) | 1987-11-18 | 1988-12-27 | Grumman Aerospace Corporation | Single wafer moated process |
JPH0752779B2 (en) | 1987-12-09 | 1995-06-05 | 日立電線株式会社 | Light emitting diode array |
US4984358A (en) | 1989-03-10 | 1991-01-15 | Microelectronics And Computer Technology Corporation | Method of assembling stacks of integrated circuit dies |
US5104820A (en) | 1989-07-07 | 1992-04-14 | Irvine Sensors Corporation | Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting |
US5124543A (en) | 1989-08-09 | 1992-06-23 | Ricoh Company, Ltd. | Light emitting element, image sensor and light receiving element with linearly varying waveguide index |
US5504035A (en) | 1989-08-28 | 1996-04-02 | Lsi Logic Corporation | Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interposer substrate |
FR2658951B1 (en) | 1990-02-23 | 1992-05-07 | Bonis Maurice | PROCESS FOR MANUFACTURING AN INTEGRATED CIRCUIT FOR A FAST ANALOGUE DIE USING LOCAL SILICIIDE INTERCONNECTION LINES. |
US5070297A (en) | 1990-06-04 | 1991-12-03 | Texas Instruments Incorporated | Full wafer integrated circuit testing device |
JPH0448674A (en) | 1990-06-14 | 1992-02-18 | Rohm Co Ltd | Semiconductor laser |
US5766897A (en) * | 1990-06-21 | 1998-06-16 | Incyte Pharmaceuticals, Inc. | Cysteine-pegylated proteins |
DE69115596T2 (en) | 1990-08-24 | 1996-09-19 | Nec Corp | Method of manufacturing an optical semiconductor device |
US5148265A (en) | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
US5679977A (en) | 1990-09-24 | 1997-10-21 | Tessera, Inc. | Semiconductor chip assemblies, methods of making same and components for same |
US5148266A (en) | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
US5118924A (en) | 1990-10-01 | 1992-06-02 | Eastman Kodak Company | Static control overlayers on opto-electronic devices |
US5126286A (en) | 1990-10-05 | 1992-06-30 | Micron Technology, Inc. | Method of manufacturing edge connected semiconductor die |
US5072520A (en) | 1990-10-23 | 1991-12-17 | Rogers Corporation | Method of manufacturing an interconnect device having coplanar contact bumps |
US5220838A (en) | 1991-03-28 | 1993-06-22 | The Foxboro Company | Overpressure-protected, differential pressure sensor and method of making the same |
JPH04334056A (en) | 1991-05-09 | 1992-11-20 | Toshiba Corp | Solid state image sensing device and its manufacture |
JP2943405B2 (en) | 1991-06-27 | 1999-08-30 | ブラザー工業株式会社 | Printer paper feeder |
US5438305A (en) | 1991-08-12 | 1995-08-01 | Hitachi, Ltd. | High frequency module including a flexible substrate |
US5198963A (en) | 1991-11-21 | 1993-03-30 | Motorola, Inc. | Multiple integrated circuit module which simplifies handling and testing |
US5266833A (en) | 1992-03-30 | 1993-11-30 | Capps David F | Integrated circuit bus structure |
US5285352A (en) * | 1992-07-15 | 1994-02-08 | Motorola, Inc. | Pad array semiconductor device with thermal conductor and process for making the same |
JP2721093B2 (en) | 1992-07-21 | 1998-03-04 | 三菱電機株式会社 | Semiconductor device |
AU4782293A (en) | 1992-07-24 | 1994-02-14 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
US6054756A (en) | 1992-07-24 | 2000-04-25 | Tessera, Inc. | Connection components with frangible leads and bus |
US5335210A (en) | 1992-10-28 | 1994-08-02 | The Charles Stark Draper Laboratory Inc. | Integrated liquid crystal acoustic transducer |
DE69430361D1 (en) | 1993-01-08 | 2002-05-16 | Massachusetts Inst Technology | LOW-LOSS OPTICAL AND OPTOELECTRONIC INTEGRATED CIRCUITS |
US5448014A (en) | 1993-01-27 | 1995-09-05 | Trw Inc. | Mass simultaneous sealing and electrical connection of electronic devices |
JP2518508B2 (en) | 1993-04-14 | 1996-07-24 | 日本電気株式会社 | Semiconductor device |
US5390844A (en) | 1993-07-23 | 1995-02-21 | Tessera, Inc. | Semiconductor inner lead bonding tool |
US5398863A (en) | 1993-07-23 | 1995-03-21 | Tessera, Inc. | Shaped lead structure and method |
JPH09506712A (en) * | 1993-12-13 | 1997-06-30 | ハネウエル・インコーポレーテッド | Integrated Silicon Vacuum Micro Package for Infrared Devices |
US5473190A (en) | 1993-12-14 | 1995-12-05 | Intel Corporation | Tab tape |
US5642261A (en) | 1993-12-20 | 1997-06-24 | Sgs-Thomson Microelectronics, Inc. | Ball-grid-array integrated circuit package with solder-connected thermal conductor |
KR0147401B1 (en) | 1994-02-23 | 1998-08-01 | 구본준 | Solid image sensor and the fabrication method thereof |
US5576680A (en) | 1994-03-01 | 1996-11-19 | Amer-Soi | Structure and fabrication process of inductors on semiconductor chip |
US5541449A (en) * | 1994-03-11 | 1996-07-30 | The Panda Project | Semiconductor chip carrier affording a high-density external interface |
GB2288286A (en) | 1994-03-30 | 1995-10-11 | Plessey Semiconductors Ltd | Ball grid array arrangement |
US5500540A (en) | 1994-04-15 | 1996-03-19 | Photonics Research Incorporated | Wafer scale optoelectronic package |
US5486720A (en) | 1994-05-26 | 1996-01-23 | Analog Devices, Inc. | EMF shielding of an integrated circuit package |
US5578874A (en) | 1994-06-14 | 1996-11-26 | Hughes Aircraft Company | Hermetically self-sealing flip chip |
US5675180A (en) | 1994-06-23 | 1997-10-07 | Cubic Memory, Inc. | Vertical interconnect process for silicon segments |
US5657206A (en) | 1994-06-23 | 1997-08-12 | Cubic Memory, Inc. | Conductive epoxy flip-chip package and method |
US5891761A (en) * | 1994-06-23 | 1999-04-06 | Cubic Memory, Inc. | Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform |
GB2290913B (en) | 1994-06-30 | 1998-03-11 | Plessey Semiconductors Ltd | Multi-chip module inductor structure |
US5798286A (en) | 1995-09-22 | 1998-08-25 | Tessera, Inc. | Connecting multiple microelectronic elements with lead deformation |
US5688716A (en) | 1994-07-07 | 1997-11-18 | Tessera, Inc. | Fan-out semiconductor chip assembly |
US5830782A (en) | 1994-07-07 | 1998-11-03 | Tessera, Inc. | Microelectronic element bonding with deformation of leads in rows |
US5706174A (en) | 1994-07-07 | 1998-01-06 | Tessera, Inc. | Compliant microelectrionic mounting device |
US6228686B1 (en) | 1995-09-18 | 2001-05-08 | Tessera, Inc. | Method of fabricating a microelectronic assembly using sheets with gaps to define lead regions |
US5518964A (en) | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
GB2292015B (en) | 1994-07-29 | 1998-07-22 | Plessey Semiconductors Ltd | Trimmable inductor structure |
US5573680A (en) * | 1994-08-01 | 1996-11-12 | Memc Electronic Materials, Inc. | Method for etching a semiconductor material without altering flow pattern defect distribution |
US5546654A (en) | 1994-08-29 | 1996-08-20 | General Electric Company | Vacuum fixture and method for fabricating electronic assemblies |
US5491302A (en) | 1994-09-19 | 1996-02-13 | Tessera, Inc. | Microelectronic bonding with lead motion |
US5659952A (en) | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US6169328B1 (en) | 1994-09-20 | 2001-01-02 | Tessera, Inc | Semiconductor chip assembly |
EP0709883B1 (en) * | 1994-10-04 | 2001-10-04 | Nec Corporation | Semiconductor package fabricated by using tape automated bonding |
US5530288A (en) | 1994-10-12 | 1996-06-25 | International Business Machines Corporation | Passive interposer including at least one passive electronic component |
KR0147259B1 (en) | 1994-10-27 | 1998-08-01 | 김광호 | Stack type semiconductor package and method for manufacturing the same |
US5557501A (en) | 1994-11-18 | 1996-09-17 | Tessera, Inc. | Compliant thermal connectors and assemblies incorporating the same |
US5675310A (en) | 1994-12-05 | 1997-10-07 | General Electric Company | Thin film resistors on organic surfaces |
JP2872056B2 (en) | 1994-12-06 | 1999-03-17 | 日本電気株式会社 | Surface acoustic wave device |
US6046076A (en) | 1994-12-29 | 2000-04-04 | Tessera, Inc. | Vacuum dispense method for dispensing an encapsulant and machine therefor |
US5929517A (en) | 1994-12-29 | 1999-07-27 | Tessera, Inc. | Compliant integrated circuit package and method of fabricating the same |
US5633785A (en) | 1994-12-30 | 1997-05-27 | University Of Southern California | Integrated circuit component package with integral passive component |
US5608262A (en) | 1995-02-24 | 1997-03-04 | Lucent Technologies Inc. | Packaging multi-chip modules without wire-bond interconnection |
US5629239A (en) | 1995-03-21 | 1997-05-13 | Tessera, Inc. | Manufacture of semiconductor connection components with frangible lead sections |
JPH08335653A (en) | 1995-04-07 | 1996-12-17 | Nitto Denko Corp | Semiconductor device, its production and tape carrier for semiconductor device used for production of the semiconductor device |
US5612570A (en) | 1995-04-13 | 1997-03-18 | Dense-Pac Microsystems, Inc. | Chip stack and method of making same |
US5610431A (en) | 1995-05-12 | 1997-03-11 | The Charles Stark Draper Laboratory, Inc. | Covers for micromechanical sensors and other semiconductor devices |
US5677200A (en) | 1995-05-12 | 1997-10-14 | Lg Semicond Co., Ltd. | Color charge-coupled device and method of manufacturing the same |
JP3613838B2 (en) | 1995-05-18 | 2005-01-26 | 株式会社デンソー | Manufacturing method of semiconductor device |
KR0151258B1 (en) | 1995-06-22 | 1998-10-01 | 문정환 | Ccd image sensor and fabricating method thereof |
US5629241A (en) | 1995-07-07 | 1997-05-13 | Hughes Aircraft Company | Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same |
US5837562A (en) | 1995-07-07 | 1998-11-17 | The Charles Stark Draper Laboratory, Inc. | Process for bonding a shell to a substrate for packaging a semiconductor |
JP3807508B2 (en) | 1995-09-18 | 2006-08-09 | テセラ,インコーポレイテッド | Ultra-small electronic lead structure with a dielectric layer |
US5766987A (en) | 1995-09-22 | 1998-06-16 | Tessera, Inc. | Microelectronic encapsulation methods and equipment |
US5567657A (en) | 1995-12-04 | 1996-10-22 | General Electric Company | Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers |
US5872697A (en) * | 1996-02-13 | 1999-02-16 | International Business Machines Corporation | Integrated circuit having integral decoupling capacitor |
US5707174A (en) | 1996-04-08 | 1998-01-13 | At&T | Underwater cable burial machine using a single cable for towing and lifting |
US5859475A (en) | 1996-04-24 | 1999-01-12 | Amkor Technology, Inc. | Carrier strip and molded flex circuit ball grid array |
US5798557A (en) | 1996-08-29 | 1998-08-25 | Harris Corporation | Lid wafer bond packaging and micromachining |
WO1998011075A1 (en) * | 1996-09-16 | 1998-03-19 | Du Pont Pharmaceuticals Company | Pyrazinones and triazinones and their derivatives thereof |
WO1998012744A1 (en) | 1996-09-20 | 1998-03-26 | Tdk Corporation | Passive electronic parts, ic parts, and wafer |
JP3584635B2 (en) * | 1996-10-04 | 2004-11-04 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
US6081035A (en) | 1996-10-24 | 2000-06-27 | Tessera, Inc. | Microelectronic bond ribbon design |
US6075289A (en) | 1996-10-24 | 2000-06-13 | Tessera, Inc. | Thermally enhanced packaged semiconductor assemblies |
US5976913A (en) | 1996-12-12 | 1999-11-02 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation using restraining straps |
US6225688B1 (en) * | 1997-12-11 | 2001-05-01 | Tessera, Inc. | Stacked microelectronic assembly and method therefor |
US6054764A (en) | 1996-12-20 | 2000-04-25 | Texas Instruments Incorporated | Integrated circuit with tightly coupled passive components |
US5857858A (en) | 1996-12-23 | 1999-01-12 | General Electric Company | Demountable and repairable low pitch interconnect for stacked multichip modules |
US5900674A (en) * | 1996-12-23 | 1999-05-04 | General Electric Company | Interface structures for electronic devices |
US5892417A (en) | 1996-12-27 | 1999-04-06 | Motorola Inc. | Saw device package and method |
US5895972A (en) * | 1996-12-31 | 1999-04-20 | Intel Corporation | Method and apparatus for cooling the backside of a semiconductor device using an infrared transparent heat slug |
US5910687A (en) * | 1997-01-24 | 1999-06-08 | Chipscale, Inc. | Wafer fabrication of die-bottom contacts for electronic devices |
US6250164B1 (en) * | 1997-02-12 | 2001-06-26 | Medtronic, Inc. | Measurement of fluid pressure within a tube |
EP0860876A3 (en) * | 1997-02-21 | 1999-09-22 | DaimlerChrysler AG | Arrangement and method for manufacturing CSP-packages for electrical components |
US6049972A (en) | 1997-03-04 | 2000-04-18 | Tessera, Inc. | Universal unit strip/carrier frame assembly and methods |
US5817541A (en) | 1997-03-20 | 1998-10-06 | Raytheon Company | Methods of fabricating an HDMI decal chip scale package |
US6037659A (en) | 1997-04-28 | 2000-03-14 | Hewlett-Packard Company | Composite thermal interface pad |
US5982018A (en) | 1997-05-23 | 1999-11-09 | Micron Technology, Inc. | Thin film capacitor coupons for memory modules and multi-chip modules |
US6049470A (en) * | 1997-05-30 | 2000-04-11 | Dalsa, Inc. | Package with reticulated bond shelf |
US5869894A (en) | 1997-07-18 | 1999-02-09 | Lucent Technologies Inc. | RF IC package |
US5918112A (en) | 1997-07-24 | 1999-06-29 | Motorola, Inc. | Semiconductor component and method of fabrication |
JP3332069B2 (en) | 1997-08-25 | 2002-10-07 | 株式会社村田製作所 | Inductor and manufacturing method thereof |
JP3834426B2 (en) * | 1997-09-02 | 2006-10-18 | 沖電気工業株式会社 | Semiconductor device |
US5905639A (en) | 1997-09-29 | 1999-05-18 | Raytheon Company | Three-dimensional component stacking using high density multichip interconnect decals and three-bond daisy-chained wedge bonds |
CA2218307C (en) | 1997-10-10 | 2006-01-03 | Gennum Corporation | Three dimensional packaging configuration for multi-chip module assembly |
JPH11127055A (en) | 1997-10-23 | 1999-05-11 | Murata Mfg Co Ltd | Composite electronic component |
US5886393A (en) | 1997-11-07 | 1999-03-23 | National Semiconductor Corporation | Bonding wire inductor for use in an integrated circuit package and method |
US5869353A (en) | 1997-11-17 | 1999-02-09 | Dense-Pac Microsystems, Inc. | Modular panel stacking process |
US6124546A (en) | 1997-12-03 | 2000-09-26 | Advanced Micro Devices, Inc. | Integrated circuit chip package and method of making the same |
US5973391A (en) | 1997-12-11 | 1999-10-26 | Read-Rite Corporation | Interposer with embedded circuitry and method for using the same to package microelectronic units |
US6011330A (en) * | 1997-12-18 | 2000-01-04 | Sarnoff Corporation | Miniature power supply |
US5888884A (en) * | 1998-01-02 | 1999-03-30 | General Electric Company | Electronic device pad relocation, precision placement, and packaging in arrays |
JP3481444B2 (en) * | 1998-01-14 | 2003-12-22 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
US6326696B1 (en) | 1998-02-04 | 2001-12-04 | International Business Machines Corporation | Electronic package with interconnected chips |
JP3514361B2 (en) | 1998-02-27 | 2004-03-31 | Tdk株式会社 | Chip element and method of manufacturing chip element |
US6982475B1 (en) * | 1998-03-20 | 2006-01-03 | Mcsp, Llc | Hermetic wafer scale integrated circuit structure |
US6309910B1 (en) * | 1998-05-18 | 2001-10-30 | Tessera Inc. | Microelectronic components with frangible lead sections |
US6156980A (en) * | 1998-06-04 | 2000-12-05 | Delco Electronics Corp. | Flip chip on circuit board with enhanced heat dissipation and method therefor |
US6498099B1 (en) | 1998-06-10 | 2002-12-24 | Asat Ltd. | Leadless plastic chip carrier with etch back pad singulation |
US6229200B1 (en) | 1998-06-10 | 2001-05-08 | Asat Limited | Saw-singulated leadless plastic chip carrier |
US6492201B1 (en) | 1998-07-10 | 2002-12-10 | Tessera, Inc. | Forming microelectronic connection components by electrophoretic deposition |
US6100113A (en) | 1998-07-13 | 2000-08-08 | Institute Of Microelectronics | Very thin multi-chip-package and method of mass producing the same |
US6249039B1 (en) | 1998-09-10 | 2001-06-19 | Bourns, Inc. | Integrated inductive components and method of fabricating such components |
US6281568B1 (en) | 1998-10-21 | 2001-08-28 | Amkor Technology, Inc. | Plastic integrated circuit device package and leadframe having partially undercut leads and die pad |
US6366629B1 (en) * | 1998-11-03 | 2002-04-02 | Tektronix, Inc. | Method of estimating timing phase and rate offsets in digital data |
US6310386B1 (en) | 1998-12-17 | 2001-10-30 | Philips Electronics North America Corp. | High performance chip/package inductor integration |
JP3424581B2 (en) | 1999-01-26 | 2003-07-07 | 日立電線株式会社 | BGA tape carrier and semiconductor device using the same |
US6377464B1 (en) | 1999-01-29 | 2002-04-23 | Conexant Systems, Inc. | Multiple chip module with integrated RF capabilities |
US6274937B1 (en) * | 1999-02-01 | 2001-08-14 | Micron Technology, Inc. | Silicon multi-chip module packaging with integrated passive components and method of making |
US6093888A (en) | 1999-02-17 | 2000-07-25 | Nokia Networks Oy | Apparatus, and associated method, for shielding emi-generative components of an electrical device |
US6194774B1 (en) | 1999-03-10 | 2001-02-27 | Samsung Electronics Co., Ltd. | Inductor including bonding wires |
US6218729B1 (en) | 1999-03-11 | 2001-04-17 | Atmel Corporation | Apparatus and method for an integrated circuit having high Q reactive components |
FR2791811B1 (en) * | 1999-03-31 | 2002-06-14 | Sofradir | ELECTRICAL OR ELECTRONIC COMPONENT SEALED ENCAPSULE |
JP3565319B2 (en) * | 1999-04-14 | 2004-09-15 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP3402257B2 (en) * | 1999-05-31 | 2003-05-06 | 日本電気株式会社 | BGA type semiconductor device |
US6238949B1 (en) | 1999-06-18 | 2001-05-29 | National Semiconductor Corporation | Method and apparatus for forming a plastic chip on chip package module |
US6255714B1 (en) | 1999-06-22 | 2001-07-03 | Agere Systems Guardian Corporation | Integrated circuit having a micromagnetic device including a ferromagnetic core and method of manufacture therefor |
KR100298828B1 (en) * | 1999-07-12 | 2001-11-01 | 윤종용 | Method For Manufacturing Wafer Level Chip Scale Packages Using Rerouting Metallized Film And Soldering |
US6326689B1 (en) * | 1999-07-26 | 2001-12-04 | Stmicroelectronics, Inc. | Backside contact for touchchip |
US6570251B1 (en) * | 1999-09-02 | 2003-05-27 | Micron Technology, Inc. | Under bump metalization pad and solder bump connections |
US6292086B1 (en) | 1999-10-12 | 2001-09-18 | Agere Systems Guardian Corp. | Lateral high-Q inductor for semiconductor devices |
US6583513B1 (en) * | 1999-10-12 | 2003-06-24 | Agilent Technologies, Inc. | Integrated circuit package with an IC chip and pads that dissipate heat away from the chip |
US6362525B1 (en) | 1999-11-09 | 2002-03-26 | Cypress Semiconductor Corp. | Circuit structure including a passive element formed within a grid array substrate and method for making the same |
US6322903B1 (en) * | 1999-12-06 | 2001-11-27 | Tru-Si Technologies, Inc. | Package of integrated circuits and vertical integration |
US6678167B1 (en) * | 2000-02-04 | 2004-01-13 | Agere Systems Inc | High performance multi-chip IC package |
US6656768B2 (en) * | 2001-02-08 | 2003-12-02 | Texas Instruments Incorporated | Flip-chip assembly of protected micromechanical devices |
KR100559664B1 (en) * | 2000-03-25 | 2006-03-10 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package |
US20010033478A1 (en) | 2000-04-21 | 2001-10-25 | Shielding For Electronics, Inc. | EMI and RFI shielding for printed circuit boards |
US6384473B1 (en) * | 2000-05-16 | 2002-05-07 | Sandia Corporation | Microelectronic device package with an integral window |
US6323735B1 (en) | 2000-05-25 | 2001-11-27 | Silicon Laboratories, Inc. | Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors |
US6214644B1 (en) * | 2000-06-30 | 2001-04-10 | Amkor Technology, Inc. | Flip-chip micromachine package fabrication method |
JP3405329B2 (en) * | 2000-07-19 | 2003-05-12 | 株式会社村田製作所 | Surface wave device |
US6710456B1 (en) * | 2000-08-31 | 2004-03-23 | Micron Technology, Inc. | Composite interposer for BGA packages |
WO2002039583A1 (en) * | 2000-11-09 | 2002-05-16 | Koninklijke Philips Electronics N.V. | Electronic device, semiconductor device comprising such a device and method of manufacturing such a device |
US6849916B1 (en) * | 2000-11-15 | 2005-02-01 | Amkor Technology, Inc. | Flip chip on glass sensor package |
US6342406B1 (en) * | 2000-11-15 | 2002-01-29 | Amkor Technology, Inc. | Flip chip on glass image sensor package fabrication method |
JP2002170989A (en) * | 2000-12-04 | 2002-06-14 | Sharp Corp | Nitride based compound semiconductor light emitting element |
TW454287B (en) * | 2000-12-06 | 2001-09-11 | Siliconware Precision Industries Co Ltd | Multi-media chip package and its manufacture |
US6550664B2 (en) * | 2000-12-09 | 2003-04-22 | Agilent Technologies, Inc. | Mounting film bulk acoustic resonators in microwave packages using flip chip bonding technology |
US6507115B2 (en) * | 2000-12-14 | 2003-01-14 | International Business Machines Corporation | Multi-chip integrated circuit module |
US6717254B2 (en) * | 2001-02-22 | 2004-04-06 | Tru-Si Technologies, Inc. | Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture |
US6387747B1 (en) | 2001-05-31 | 2002-05-14 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate RF inductors with minimum area |
US6713860B2 (en) * | 2002-02-01 | 2004-03-30 | Intel Corporation | Electronic assembly and system with vertically connected capacitors |
WO2003019201A1 (en) * | 2001-08-24 | 2003-03-06 | Honeywell International Inc. | Hermetically sealed silicon micro-machined electromechanical system (mems) device having diffused conductors |
SG102637A1 (en) * | 2001-09-10 | 2004-03-26 | Micron Technology Inc | Bow control in an electronic package |
US6657296B2 (en) * | 2001-09-25 | 2003-12-02 | Siliconware Precision Industries Co., Ltd. | Semicondctor package |
US6982197B2 (en) * | 2002-02-07 | 2006-01-03 | Hewlett-Packard Development Company, L.P. | Method and apparatus for building up large scale on chip de-coupling capacitor on standard CMOS/SOI technology |
US6614660B1 (en) * | 2002-04-30 | 2003-09-02 | Ultratera Corporation | Thermally enhanced IC chip package |
US6713856B2 (en) * | 2002-09-03 | 2004-03-30 | Ultratera Corporation | Stacked chip package with enhanced thermal conductivity |
KR20070096020A (en) * | 2002-09-17 | 2007-10-01 | 앤터온 비.브이. | Camera device, method of manufacturing a camera device, wafer scale package |
US7033664B2 (en) * | 2002-10-22 | 2006-04-25 | Tessera Technologies Hungary Kft | Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby |
US7754537B2 (en) * | 2003-02-25 | 2010-07-13 | Tessera, Inc. | Manufacture of mountable capped chips |
US6995462B2 (en) * | 2003-09-17 | 2006-02-07 | Micron Technology, Inc. | Image sensor packages |
US20050085016A1 (en) * | 2003-09-26 | 2005-04-21 | Tessera, Inc. | Structure and method of making capped chips using sacrificial layer |
US20050067681A1 (en) * | 2003-09-26 | 2005-03-31 | Tessera, Inc. | Package having integral lens and wafer-scale fabrication method therefor |
US20060081983A1 (en) * | 2004-10-14 | 2006-04-20 | Giles Humpston | Wafer level microelectronic packaging with double isolation |
-
2002
- 2002-08-01 US US10/210,160 patent/US6856007B2/en not_active Expired - Lifetime
- 2002-08-28 WO PCT/US2002/027509 patent/WO2003021673A1/en not_active Application Discontinuation
- 2002-08-28 US US10/488,210 patent/US7566955B2/en not_active Expired - Fee Related
-
2003
- 2003-06-02 US US10/452,333 patent/US7012323B2/en not_active Expired - Lifetime
-
2004
- 2004-02-20 US US10/783,314 patent/US7268426B2/en not_active Expired - Lifetime
-
2006
- 2006-01-06 US US11/327,057 patent/US20060113645A1/en not_active Abandoned
- 2006-12-18 US US11/640,765 patent/US20070096160A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6297551B1 (en) * | 1999-09-22 | 2001-10-02 | Agere Systems Guardian Corp. | Integrated circuit packages with improved EMI characteristics |
US6445591B1 (en) * | 2000-08-10 | 2002-09-03 | Nortel Networks Limited | Multilayer circuit board |
US6734539B2 (en) * | 2000-12-27 | 2004-05-11 | Lucent Technologies Inc. | Stacked module package |
US6838761B2 (en) * | 2002-09-17 | 2005-01-04 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield |
US6818978B1 (en) * | 2002-11-19 | 2004-11-16 | Asat Ltd. | Ball grid array package with shielding |
Cited By (89)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8138079B2 (en) | 1998-12-21 | 2012-03-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US20080233733A1 (en) * | 1998-12-21 | 2008-09-25 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US8148806B2 (en) | 2000-05-19 | 2012-04-03 | Megica Corporation | Multiple chips bonded to packaging structure with low noise and multiple selectable functions |
US8426982B2 (en) | 2001-03-30 | 2013-04-23 | Megica Corporation | Structure and manufacturing method of chip scale package |
US8748227B2 (en) | 2001-03-30 | 2014-06-10 | Megit Acquisition Corp. | Method of fabricating chip package |
US8912666B2 (en) | 2001-03-30 | 2014-12-16 | Qualcomm Incorporated | Structure and manufacturing method of chip scale package |
US9018774B2 (en) | 2001-03-30 | 2015-04-28 | Qualcomm Incorporated | Chip package |
US8026588B2 (en) | 2002-10-15 | 2011-09-27 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US8742580B2 (en) | 2002-10-15 | 2014-06-03 | Megit Acquisition Corp. | Method of wire bonding over active area of a semiconductor circuit |
US8021976B2 (en) | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US9153555B2 (en) | 2002-10-15 | 2015-10-06 | Qualcomm Incorporated | Method of wire bonding over active area of a semiconductor circuit |
US9142527B2 (en) | 2002-10-15 | 2015-09-22 | Qualcomm Incorporated | Method of wire bonding over active area of a semiconductor circuit |
US20080284004A1 (en) * | 2004-08-24 | 2008-11-20 | Sony Corporation | Semiconductor device, substrate, equipment board, method for producing semiconductor device, and semiconductor chip for communication |
US7579691B2 (en) * | 2004-08-24 | 2009-08-25 | Sony Corporation | Semiconductor device, substrate, equipment board, method for producing semiconductor device, and semiconductor chip for communication |
US20070278696A1 (en) * | 2006-05-30 | 2007-12-06 | Yung-Li Lu | Stackable semiconductor package |
US20070278640A1 (en) * | 2006-05-30 | 2007-12-06 | Gwo-Liang Weng | Stackable semiconductor package |
US7589408B2 (en) * | 2006-05-30 | 2009-09-15 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor package |
US7550832B2 (en) | 2006-08-18 | 2009-06-23 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor package |
US8168527B2 (en) | 2006-09-06 | 2012-05-01 | Megica Corporation | Semiconductor chip and method for fabricating the same |
US20080284010A1 (en) * | 2007-05-16 | 2008-11-20 | Texas Instruments Incorporated | Apparatus for connecting integrated circuit chip to power and ground circuits |
US7863738B2 (en) * | 2007-05-16 | 2011-01-04 | Texas Instruments Incorporated | Apparatus for connecting integrated circuit chip to power and ground circuits |
US7723831B2 (en) | 2007-05-17 | 2010-05-25 | Micron Technology, Inc. | Semiconductor package having die with recess and discrete component embedded within the recess |
US7807502B2 (en) | 2007-05-17 | 2010-10-05 | Micron Technology, Inc. | Method for fabricating semiconductor packages with discrete components |
US20100203677A1 (en) * | 2007-05-17 | 2010-08-12 | Chua Swee Kwang | Method for fabricating semiconductor packages with discrete components |
US7964946B2 (en) | 2007-05-17 | 2011-06-21 | Micron Technology, Inc. | Semiconductor package having discrete components and system containing the package |
WO2008144265A1 (en) * | 2007-05-17 | 2008-11-27 | Micron Technology Inc. | Semiconductor packages and method for fabricating semiconductor packages with discrete components |
US20110012253A1 (en) * | 2007-05-17 | 2011-01-20 | Chua Swee Kwang | Semiconductor Package Having Discrete Components And System Containing The Package |
US20110215438A1 (en) * | 2007-05-17 | 2011-09-08 | Chua Swee Kwang | Stacked Semiconductor Package Having Discrete Components |
US20080284003A1 (en) * | 2007-05-17 | 2008-11-20 | Chua Swee Kwang | Semiconductor Packages And Method For Fabricating Semiconductor Packages With Discrete Components |
US8174105B2 (en) | 2007-05-17 | 2012-05-08 | Micron Technology, Inc. | Stacked semiconductor package having discrete components |
US20090115047A1 (en) * | 2007-10-10 | 2009-05-07 | Tessera, Inc. | Robust multi-layer wiring elements and assemblies with embedded microelectronic elements |
US10032646B2 (en) | 2007-10-10 | 2018-07-24 | Tessera, Inc. | Robust multi-layer wiring elements and assemblies with embedded microelectronic elements |
US20090163161A1 (en) * | 2007-12-20 | 2009-06-25 | Itt Manufacturing Enterprises, Inc. | Scalable radio receiver architecture providing three-dimensional packaging of multiple receivers |
US7865165B2 (en) | 2007-12-20 | 2011-01-04 | Itt Manufacturing Enterprises, Inc. | Scalable radio receiver architecture providing three-dimensional packaging of multiple receivers |
EP2104144A1 (en) | 2007-12-20 | 2009-09-23 | ITT Manufacturing Enterprises, Inc. | Scalable radio receiver architecture providing three-dimensional packaging of multiple receivers |
US8273602B2 (en) * | 2008-03-11 | 2012-09-25 | Stats Chippac Ltd. | Integrated circuit package system with integration port |
US20090230517A1 (en) * | 2008-03-11 | 2009-09-17 | Henry Descalzo Bathan | Integrated circuit package system with integration port |
US20110073357A1 (en) * | 2008-06-02 | 2011-03-31 | Nxp B.V. | Electronic device and method of manufacturing an electronic device |
DE102008048420A1 (en) * | 2008-06-27 | 2010-01-28 | Qimonda Ag | Chip arrangement and method for producing a chip arrangement |
US20090321959A1 (en) * | 2008-06-27 | 2009-12-31 | Harry Hedler | Chip Arrangement and Method of Manufacturing a Chip Arrangement |
US7960843B2 (en) | 2008-06-27 | 2011-06-14 | Qimonda Ag | Chip arrangement and method of manufacturing a chip arrangement |
WO2010040398A1 (en) * | 2008-10-08 | 2010-04-15 | Telefonaktiebolaget L M Ericsson (Publ) | Chip interconnection |
US8395908B2 (en) | 2008-12-31 | 2013-03-12 | Samsung Sdi Co., Ltd. | Semiconductor package and plasma display device including the same |
US8174839B2 (en) | 2008-12-31 | 2012-05-08 | Samsung Sdi Co., Ltd. | Mounting structure of semiconductor package and plasma display device having the same |
US20100165594A1 (en) * | 2008-12-31 | 2010-07-01 | Samsung Sdi Co., Ltd. | Mounting structure of semiconductor package and plasma display device having the same |
US20100165595A1 (en) * | 2008-12-31 | 2010-07-01 | Samsung Sdi Co., Ltd | Semiconductor package and plasma display device including the same |
EP2204848A1 (en) * | 2008-12-31 | 2010-07-07 | Samsung SDI Co., Ltd. | Semiconductor Package and Plasma Display Device including the same |
US8680656B1 (en) * | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
US20120211875A1 (en) * | 2009-02-25 | 2012-08-23 | Elpida Memory, Inc | Semiconductor device with stacked semiconductor chips |
US9087710B2 (en) * | 2009-02-25 | 2015-07-21 | Ps4 Luxco S.A.R.L. | Semiconductor device with stacked semiconductor chips |
US8395247B1 (en) * | 2009-06-29 | 2013-03-12 | Integrated Device Technology, Inc. | Method and apparatus for placing quartz SAW devices together with clock/oscillator |
US20100327976A1 (en) * | 2009-06-29 | 2010-12-30 | Qualcomm Incorporated | Integrated power amplifier with load inductor located under ic die |
US8847351B2 (en) | 2009-06-29 | 2014-09-30 | Qualcomm Incorporated | Integrated power amplifier with load inductor located under IC die |
US8378470B2 (en) * | 2009-09-02 | 2013-02-19 | Renesas Electronics Corporation | Semiconductor device that performs signal transmission using induction coupling, method of said manufacturing semiconductor device, and lead frame thereof |
US8772914B2 (en) | 2009-09-02 | 2014-07-08 | Renesas Electronics Corporation | Semiconductor device |
US8753922B2 (en) | 2009-09-02 | 2014-06-17 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device |
US20110049693A1 (en) * | 2009-09-02 | 2011-03-03 | Renesas Electronics Corporation | Semiconductor device, method of manufacturing semiconductor device, and lead frame thereof |
WO2011071603A3 (en) * | 2009-12-10 | 2011-09-29 | National Semiconductor Corporation | Module package with embedded substrate and leadframe |
US8304887B2 (en) | 2009-12-10 | 2012-11-06 | Texas Instruments Incorporated | Module package with embedded substrate and leadframe |
US20110140262A1 (en) * | 2009-12-10 | 2011-06-16 | National Semiconductor Corporation | Module package with embedded substrate and leadframe |
WO2011071603A2 (en) * | 2009-12-10 | 2011-06-16 | National Semiconductor Corporation | Module package with embedded substrate and leadframe |
US20120281379A1 (en) * | 2010-01-08 | 2012-11-08 | Osamu Shimada | Electronic component |
US9066422B2 (en) * | 2010-01-08 | 2015-06-23 | Dai Nippon Printing Co., Ltd. | Electronic component |
US8466543B2 (en) | 2010-05-27 | 2013-06-18 | International Business Machines Corporation | Three dimensional stacked package structure |
WO2011147695A1 (en) * | 2010-05-27 | 2011-12-01 | International Business Machines Corporation | Stacked package structure for integrated circuits |
US8188591B2 (en) | 2010-07-13 | 2012-05-29 | International Business Machines Corporation | Integrated structures of high performance active devices and passive devices |
US8232139B1 (en) | 2010-07-13 | 2012-07-31 | International Business Machines Corporation | Integrated structures of high performance active devices and passive devices |
US9484333B2 (en) | 2011-04-22 | 2016-11-01 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
US8956916B2 (en) * | 2011-04-22 | 2015-02-17 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
US20140357021A1 (en) * | 2011-04-22 | 2014-12-04 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
US20120280755A1 (en) * | 2011-05-04 | 2012-11-08 | Triquint Semiconductor, Inc. | Flip-chip power amplifier and impedance matching network |
US20130083492A1 (en) * | 2011-09-30 | 2013-04-04 | Samsung Electro-Mechanics Co., Ltd | Power module package and method of manufacturing the same |
US10163877B2 (en) * | 2011-11-07 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | System in package process flow |
US9881898B2 (en) * | 2011-11-07 | 2018-01-30 | Taiwan Semiconductor Manufacturing Co.,Ltd. | System in package process flow |
US20130113115A1 (en) * | 2011-11-07 | 2013-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | System in package process flow |
US9131634B2 (en) | 2011-11-15 | 2015-09-08 | Qualcomm Incorporated | Radio frequency package on package circuit |
US20130223041A1 (en) * | 2012-02-23 | 2013-08-29 | Apple Inc. | Low profile, space efficient circuit shields |
US9030841B2 (en) * | 2012-02-23 | 2015-05-12 | Apple Inc. | Low profile, space efficient circuit shields |
CN103855135A (en) * | 2012-11-30 | 2014-06-11 | 辉达公司 | Three dimensional through-silicon via construction |
TWI685944B (en) * | 2012-11-30 | 2020-02-21 | 輝達公司 | Three dimensional through-silicon via construction |
US9190353B2 (en) | 2013-03-05 | 2015-11-17 | Freescale Semiconductor, Inc. | Lead frame and substrate semiconductor package |
US10098179B2 (en) * | 2013-05-02 | 2018-10-09 | Renesas Electronics Corporation | Electronic device |
US20140329476A1 (en) * | 2013-05-02 | 2014-11-06 | Renesas Electronics Corporation | Electronic device |
US10943856B2 (en) * | 2016-09-16 | 2021-03-09 | Texas Instruments Incorporated | System in package device including inductor |
US11322423B2 (en) * | 2018-03-26 | 2022-05-03 | Hitachi Astemo, Ltd. | Electronic control device |
US11177195B2 (en) * | 2019-04-25 | 2021-11-16 | Texas Instruments Incorporated | Multi-lead adapter |
US11830793B2 (en) | 2019-04-25 | 2023-11-28 | Texas Instruments Incorporated | Multi-lead adapter |
US20220093502A1 (en) * | 2019-06-24 | 2022-03-24 | Murata Manufacturing Co., Ltd. | Electronic module |
WO2021083032A1 (en) * | 2019-10-28 | 2021-05-06 | 天芯互联科技有限公司 | Packaging structure and manufacturing method therefor |
Also Published As
Publication number | Publication date |
---|---|
US20030062541A1 (en) | 2003-04-03 |
US7268426B2 (en) | 2007-09-11 |
US7566955B2 (en) | 2009-07-28 |
US20060113645A1 (en) | 2006-06-01 |
WO2003021673A9 (en) | 2003-12-11 |
US6856007B2 (en) | 2005-02-15 |
US7012323B2 (en) | 2006-03-14 |
US20040238934A1 (en) | 2004-12-02 |
WO2003021673A1 (en) | 2003-03-13 |
US20040032011A1 (en) | 2004-02-19 |
US20050046001A1 (en) | 2005-03-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7176506B2 (en) | High frequency chip packages with connecting elements | |
US20070096160A1 (en) | High frequency chip packages with connecting elements | |
EP1025589B1 (en) | Three-dimensional packaging configuration for multi-chip module assembly | |
JP3941911B2 (en) | Multi-chip module with integrated RF performance | |
US4891687A (en) | Multi-layer molded plastic IC package | |
KR100692441B1 (en) | Semicondoctor device and manufacturing method thereof | |
WO2004080134A2 (en) | High frequency chip packages with connecting elements | |
US7312108B2 (en) | Method for assembling a ball grid array package with two substrates | |
US7358604B2 (en) | Multichip circuit module and method for the production thereof | |
US6545367B2 (en) | Semiconductor package substrate, semiconductor package | |
US20030199118A1 (en) | Wire bonding method for a semiconductor package | |
US6713317B2 (en) | Semiconductor device and laminated leadframe package | |
CN106935572B (en) | Method for improving BGA package isolation in radio frequency and millimeter wave products | |
KR20050044925A (en) | Semiconductor multi-package module having wire bond interconnection between stacked packages | |
JP2001127237A (en) | High-frequency module | |
US20040089930A1 (en) | Simplified stacked chip assemblies | |
KR20050027384A (en) | Chip size package having rerouting pad and stack thereof | |
US20240021503A1 (en) | Electronic component package, electronic component unit, and method of manufacturing electronic component package | |
JP3033541B2 (en) | TAB tape, semiconductor device, and method of manufacturing semiconductor device | |
JP3640463B2 (en) | MMIC package | |
JP2003174113A (en) | Semiconductor device and method of manufacturing the same, and electronic circuit device | |
WO2004073064A1 (en) | Semiconductor device | |
JPH0621156A (en) | Multi-layer film carrier | |
JP2003060123A (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |