US20070109872A1 - Single-poly non-volatile memory device and its operation method - Google Patents
Single-poly non-volatile memory device and its operation method Download PDFInfo
- Publication number
- US20070109872A1 US20070109872A1 US11/380,662 US38066206A US2007109872A1 US 20070109872 A1 US20070109872 A1 US 20070109872A1 US 38066206 A US38066206 A US 38066206A US 2007109872 A1 US2007109872 A1 US 2007109872A1
- Authority
- US
- United States
- Prior art keywords
- channel
- voltage
- well
- drain
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 97
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 18
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 18
- 239000000758 substrate Substances 0.000 claims description 45
- 238000007667 floating Methods 0.000 claims description 43
- 125000006850 spacer group Chemical group 0.000 claims description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 14
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 12
- 238000002347 injection Methods 0.000 claims description 11
- 239000007924 injection Substances 0.000 claims description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 9
- 238000003860 storage Methods 0.000 claims description 5
- 230000005641 tunneling Effects 0.000 claims description 4
- 230000005689 Fowler Nordheim tunneling Effects 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 abstract description 13
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 230000006870 function Effects 0.000 abstract 1
- 230000008569 process Effects 0.000 description 21
- 238000010586 diagram Methods 0.000 description 17
- 230000007246 mechanism Effects 0.000 description 9
- 238000005516 engineering process Methods 0.000 description 5
- 239000002131 composite material Substances 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 239000002784 hot electron Substances 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 208000022010 Lhermitte-Duclos disease Diseases 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- GPTXWRGISTZRIO-UHFFFAOYSA-N chlorquinaldol Chemical compound ClC1=CC(Cl)=C(O)C2=NC(C)=CC=C21 GPTXWRGISTZRIO-UHFFFAOYSA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 125000004433 nitrogen atom Chemical group N* 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
- G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7923—Programmable transistors with more than two possible different levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
Definitions
- the present invention relates generally to single-poly non-volatile memory (NVM) devices. More particularly, the present invention relates to single-poly electrical programmable read only memory (EPROM) devices, and program, read and erase methods for operating such device.
- NVM non-volatile memory
- EPROM electrical programmable read only memory
- Non Volatile Memory is arguably one of the most popular electronic storage mediums.
- the basic conception is the memory, which retains data stored to it when powered off.
- This memory family has several members (ROM, OTP, EPROM, EEPROM, flash) with varying degrees of flexibility of use differentiating them.
- the NVM can be further cataloged into multi-time programmable memory (MTP memory) and one-time programmable memory (OTP memory).
- MTP memory multi-time programmable memory
- OTP memory one-time programmable memory
- MTP memory such as EEPROM or flash memory
- MTP memory is repeatedly programmable to update data, and has specific circuits for erasing, programming, and reading operations.
- OTP memory is one-time programmable and has circuits for programming and reading operations without an erasing circuit, so the circuit for controlling the operations of the OTP memory is simpler than the circuit for controlling the operations of the MTP memory.
- an erasing method used in EPROM (such as ultraviolet illumination) is attempted to erase data stored in OTP memory.
- a simple circuit is designed to control OTP memory and simulate updateable ability like MTP memory.
- an MTP memory cell or an OTP memory cell has a stacked structure, which is composed of a floating gate for storing electric charges, a control gate for controlling the charging of the floating gate, and an insulating layer (such as an ONO composite layer composed of an silicon oxide layer, a silicon nitride layer, and an silicon oxide layer) positioned between the floating gate and the control gate.
- the memory cell stores electric charges in the floating gate to get a different threshold voltage V th from the memory cell stores no electric charges in the floating gate, thus storing binary data such as 0 or 1.
- the stacked gate structure of non-volatile memory makes the advanced logic process more complex and more costly because additional polysilicon deposition, thermal budget, and difficult lithograph and etching steps are involved.
- the thermal budget also affects the electrical property of the logic devices. Especially for most of the leading logic technologies, dozens of transistors performance will be changed due to the introduce of extra thermal budget. It is very hard to turn back to the original target one for the embedded nonvolatile memory process. And moreover, the re-adjustment of the logic devices may seriously delay the product developing time schedule.
- Single-poly non-volatile memory is regarded as a semiconductor process which is more compatible with standard CMOS processes and is thus more easier utilized in embedded memory such as mixed-mode circuits or embedded NVM memory of micro-controllers.
- U.S. Pat. No. 5,761,126 describes a single poly EPROM cell that utilizes a reduced programming voltage to program the cell.
- the programming voltage of single-poly EPROM cell is reduced by eliminating the N+ contact region which is conventionally utilized to place a positive voltage on the N-well of the cell, and by utilizing a negative voltage to program the cell.
- the negative voltage is applied to a P+ contact region formed in the N-well which injects electrons directly onto the floating gate of the cell.
- the single-poly EPROM cell includes a P-channel floating-gate transistor formed on an N well of a P type substrate, and an N-channel coupling device.
- the P-channel floating-gate transistor has a P + doped drain, P + doped source, a P channel defined between the P + doped drain and P + doped source, a tunnel oxide layer on the P channel, and a floating doped poly gate disposed on the tunnel oxide layer.
- the N-channel coupling device includes a floating poly electrode, which is electrically connected to the floating doped poly gate of the P-channel floating-gate transistor, and is capacitively coupled to a control region doped in the P type substrate.
- U.S. Pat. No. 6,025,625 describes a single-poly EEPROM cell structure and array architecture.
- the single-poly EEPROM cell comprises an inverter and a capacitive coupling area.
- the inverter is formed by: a p-well formed in a substrate; a gate structure formed atop the p-well and being formed from a thin gate oxide layer underneath a conductive layer; an n-base formed adjacent to a first edge of the gate structure and within the p-well; a p+ structure formed within the n-base; and a n+ structure adjacent a second edge of the gate structure and within the p-well.
- the above-described prior art single-poly floating gate non-volatile memory has several drawbacks.
- the prior art single-poly floating gate non-volatile memory unit occupies larger chip area.
- the miniaturization of single-poly floating gate non-volatile memory unit for advanced 90-nano or below semiconductor process is still a huge challenge for the semiconductor manufacturers.
- both the operation voltages and gate oxide thickness shrink.
- the thickness of the gate oxide ranges between 50 and 60 angstroms for I/O transistors in 90-nano processes.
- the shrunk gate oxide thickness impedes the development of the floating gate based single-poly MTP memory because thin tunnel oxide will affect long term charge retention, while increasing tunnel oxide thickness is not compatible with logic process.
- the tunneling oxide with the physical oxide thickness larger than 70 angstroms is regarded as a basic requirement for the long term charge retention reliability in the floating gate non-volatile memory devices.
- EEPROM electrically erasable programmable read-only memory
- the claimed invention discloses a single-poly, P-channel non-volatile memory unit comprising a semiconductor substrate; an N well formed in the semiconductor substrate, wherein a P+ source doping region and a P+ drain doping region are formed in the N well, a channel between the P+ source doping region and P+ drain doping region comprises a first channel region and a second channel region contiguous to the first channel region and same conductivity type as first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein the charge trapping medium is situated directly above the second channel region, and the second channel region can be turned on or turned off by altering charge distribution in the charge trapping medium.
- a method for programming the single-poly, P-channel non-volatile memory unit comprises connecting the N well to a N well voltage V NW ; connecting the P+ drain doping region to a bias drain voltage V D being negative with respect to the N well voltage V NW ; floating the P+ source doping region; and connecting the control gate to a bias gate voltage V G being equal to or positive with respect to the N well voltage V NW such that the first channel is turned off and that electron-hole pairs is generated at a junction between the N well and the P+ drain doping region to induce Band-to-Band Hot Electron Injection (BBHE) into the charge trapping medium.
- BBHE Band-to-Band Hot Electron Injection
- a method for programming the single-poly, P-channel non-volatile memory unit comprises connecting the N well to a N well voltage V NW ; connecting the P+ drain doping region to a bias drain voltage V D being negative with respect to the N well voltage V NW ; connecting the P+ source doping region to a source voltage V S ; and connecting the control gate to a bias gate voltage V G being negative with respect to the N well voltage V NW such that the first channel is turned on to trigger channel hot hole induced hot electron (CHHIHE) injection into the charge trapping medium.
- CHHIHE channel hot hole induced hot electron
- a method for reading the single-poly, P-channel non-volatile memory unit comprises connecting the N well to a N well voltage V NW ; connecting the P+ drain doping region to a drain voltage V D ; connecting the P+ source doping region to a bias source voltage V S being negative with respect to the N well voltage V NW to form a depletion region between the P+ source doping region and the N well; and connecting the control gate to a bias gate voltage V G being negative with respect to the N well voltage V NW such that the first channel is turned on.
- the single-poly, P-channel non-volatile memory unit comprises an N well, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region, the P channel comprising a first channel region and a second channel region that is contiguous to the first channel region and is of the same conductivity type as said first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping medium is situated directly above said second channel region.
- the method comprises connecting the P+ drain doping region to a relatively positive drain voltage V D ; floating the P+ source doping region; connecting the N well to a bias voltage V NW being equal to the drain voltage V D or floating the N well; and connecting the control gate to a relatively negative gate voltage V G such that electrons trapped in the charge trapping medium are erased by means of Fowler-Nordheim tunneling (FN tunneling).
- FN tunneling Fowler-Nordheim tunneling
- FIG. 1 is a schematic, cross-sectional diagram illustrating a single-poly nonvolatile memory unit according to the preferred embodiment of this invention
- FIG. 2 is a schematic, cross-sectional diagram illustrating program operation of the single-poly nonvolatile memory unit according to the preferred embodiment of this invention
- FIG. 3 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit according to the preferred embodiment of this invention
- FIG. 4 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention.
- FIG. 5 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit according to still another preferred embodiment of this invention.
- FIG. 6 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to the preferred embodiment of this invention.
- FIG. 7 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention.
- FIG. 8 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention.
- FIG. 9 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention.
- FIG. 10 is a schematic, cross-sectional diagram illustrating a chip having at least one logic device in logic device area and embedded single-poly nonvolatile memory unit in memory array area according to this invention.
- the present invention pertains to a single-poly, P-channel non-volatile memory (NVM) cell structure that is fully compatible with nano-scale semiconductor manufacturing process beyond the advanced 90-nano logic processes. The operation methods thereof are also provided.
- NVM non-volatile memory
- oxide-nitride-oxide (ONO) composite dielectric film is used as a spacer. This is mostly because the ONO layers can avoid gate-to-source/drain bridging after salicidation due to the adoption of the nitride (Si 3 N 4 ) composites, and because the ONO layers can be used as a contact etch stop during contact hole etching thereby solving the potential misalignment problem between the gate poly mask and contact hole mask.
- the ONO composite dielectric film not only plays an important role in the logic processes, but also becomes a promising charge storage layer of a non-volatile memory.
- the nitride (Si 3 N 4 ) film contains a large volume of trapping sites which are believed to be generated by the dangling bonds for the imperfect combination of Si and nitrogen atoms. The trapping sites can retain or release the electrons by suitable electrical operations. By altering the charge amount in the ONO layer, the conductance of the underlying channel can be properly adjusted, thereby distinguishing logic 0 or 1.
- FIG. 1 is a schematic, cross-sectional diagram illustrating a single-poly nonvolatile memory unit according to the preferred embodiment of this invention.
- the single-poly nonvolatile memory unit 10 comprises an N well substrate 11 , a conductive (P+ doped) gate 18 disposed on the N well substrate 11 , a gate dielectric layer 16 between the gate 18 and the N well substrate 11 , an oxide-nitride-oxide (ONO) spacer 20 on sidewalls of the gate 18 , a P+ source doping region 12 implanted into the N well substrate 11 next to the ONO layers 20 , and a P+ drain doping region 14 implanted into the N well substrate 11 next to the ONO layers 20 .
- P+ source doping region 12 implanted into the N well substrate 11 next to the ONO layers 20
- P+ drain doping region 14 implanted into the N well substrate 11 next to the ONO layers 20 .
- the single-poly nonvolatile memory unit 10 is isolated with a shallow trench isolation (STI) structure 15 .
- a first channel 19 is situated directly underneath the gate 18 .
- a second channel 29 is defined between the gate 18 and the P+ drain doping region 14 .
- a third channel 39 is defined between the gate 18 and the P+ source doping region 12 .
- the ONO layer 20 comprises a silicon oxide layer 22 , a silicon nitride layer 24 and a silicon oxide layer 26 .
- the silicon oxide layer 22 is the inner layer and directly borders the sidewalls of the gate 18 and its lower portion extends laterally to the source or drain doping region 12 / 14 on the N well substrate 11 .
- the silicon oxide layer 22 has a thickness of about 30 ⁇ 300 angstroms.
- the silicon nitride layer 24 has a thickness of about 50 ⁇ 500 angstroms.
- the silicon nitride layer 24 acts as a charge-trapping layer or charge-trapping medium for storing data.
- the gate dielectric layer 16 may be made of silicon dioxide, but not limited thereto.
- the gate may be made of polysilicon, doped polysilicon, or any suitable conductive materials such as metals.
- a silicide layer (not shown) may be formed in order to reduce contact resistance.
- the single-poly nonvolatile memory unit 10 is a P-channel MOS transistor. It is one salient feature of this invention that electrons are stored in the ONO layers 20 on the sidewalls of the gate 18 . Besides, the single-poly nonvolatile memory unit 10 of this invention has no lightly doped drain (LDD) that is typically formed in a logic device for alleviating short channel effects. A pure logic device without LDD region will always turn off because an isolated NW region that is under the sidewall and cannot be controlled by the gate will form and retard the channel to be further turn on.
- LDD lightly doped drain
- the program, read and erase methods for operating the single-poly nonvolatile memory unit 10 at low voltages will now be explained in detail in accompany with FIGS. 2-9 .
- the exemplary voltages used in the embodiments are only for illustration purposes and should not limit the scope of the present invention.
- the exemplary voltages used in the preferred embodiments are basically suited for device of 0.13-micron generation. It is understood that different operating voltages may be employed when different generations of fabrication processes are used.
- FIG. 2 is a schematic, cross-sectional diagram illustrating program operation of the single-poly nonvolatile memory unit 10 according to the preferred embodiment of this invention.
- the P+ drain doping region 14 to bit line
- V D negative drain voltage
- V D ⁇ 3V ⁇ 5V
- the P+ source doping region 12 to source line
- V NW 0V
- the gate 18 to word line
- V G a gate voltage
- the first channel 19 directly under the gate 18 is turned off. Electron-hole pairs generate at the junction between the N-type well 11 and the P-type drain doping region 14 and so-called Band-to-Band Hot Electron Injection (BBHE) occurs to inject electrons into the silicon nitride layer 24 of the ONO layers 20 near the drain side.
- BBHE Band-to-Band Hot Electron Injection
- the program operation of the single-poly nonvolatile memory unit 10 may be carried out by means of so-called Channel Hot Hole Induced Hot Electron Injection (CHHIHE) mechanism.
- CHHIHE Channel Hot Hole Induced Hot Electron Injection
- V G ⁇ 0.5V ⁇ 2V.
- the BBHE mechanism is more preferred because it consumes less electric current and is more efficient, in other words, it is a more energy-saving mechanism.
- drain-source punchthrough may occur.
- a more abrupt junction profile between the N-type well 11 and the P-type drain doping region 14 is suggested. By doing this, a lower V D may be used.
- FIG. 3 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit 10 according to the preferred embodiment of this invention. It is one important feature of this invention that the read operation employs “reverse-read”. That is, grounding the drain terminal, and applying negative voltage to the source terminal.
- V D drain voltage
- V S negative source voltage
- V NW negative source voltage
- V G negative gate voltage
- the single-poly nonvolatile memory unit 10 has no LDDs, a sufficiently negative V s is required in order to turn on the third channel 39 between the gate 18 and the P+ source doping region 12 such that a depletion region 32 is able to connect with the inversion region, i.e., the turned-on first channel 19 .
- the conductance of the second channel 29 will depend on that if the ONO layers on the second channel 29 stores electrons or not. If the ONO layers on the second channel 29 stores electrons, the second channel 29 will be inversed and become a conductive path for read signals. If not, the second channel 29 will not become conductive. Accordingly, during the read operation, the conductance of the NVM memory device depends mostly on whether the ONO layers on the second channel 29 stores electrons.
- FIG. 4 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit 10 a according to another preferred embodiment of this invention.
- the only difference between FIG. 3 and FIG. 4 is that the single-poly nonvolatile memory unit 10 a of FIG. 4 has an asymmetric LDD 42 that is implanted into the area between the gate 18 and the P+ source doping region 12 .
- V D drain voltage
- V S negative source voltage
- V G negative gate voltage
- FIG. 5 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit 10 b according to still another preferred embodiment of this invention.
- the only difference between FIG. 3 and FIG. 5 is that electrons are injected into the ONO layers above the third channel 39 near the source side of every single-poly nonvolatile memory unit in advance.
- the conductance of the memory device depends on whether the ONO layers on the second channel 29 stores electrons.
- each of the exemplary voltages used in the preferred embodiments may be shifted together by a positive voltage value or together by a negative voltage value, while maintaining the same biases.
- a voltage condition including a drain voltage of ⁇ 3V and substrate voltage of 0V may be replaced with a voltage condition including a positively shifted drain voltage of 0V and substrate voltage of 3V, maintaining the drain to substrate voltage difference to be ⁇ 3V in both proposed biasing settings.
- FIG. 6 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit 10 according to this invention.
- Such erase method is applicable to the single-poly nonvolatile memory unit 10 that is used as a MTP memory.
- the trapped electrons in the silicon nitride layer 24 of the ONO layers 20 are erased by means of so-called Fowler-Nordheim tunneling (FN tunneling).
- FN tunneling Fowler-Nordheim tunneling
- the erase operation of the single-poly nonvolatile memory unit 10 may be carried out by means of so-called Band-to-Band induced Hot Hole injection (BBHH) mechanism.
- BBHH Band-to-Band induced Hot Hole injection
- the electron hole pairs will be created due to the large bias difference between the gate to drain terminals. More electron hole pairs will be generated when holes flow through the junction between drain to well and get sufficient energy to introduce the impact ionizations.
- the trapped electrons in the silicon nitride layer 24 of the ONO layers 20 are erased by the injected hot holes into the charge storage medium.
- the erase operation of the single-poly nonvolatile memory unit 10 may be carried out by means of so-called Substrate Hot Hole injection (SHH) mechanism.
- SHH Substrate Hot Hole injection
- the erase operation of the single-poly nonvolatile memory unit 10 may be carried out by means of CHannel Induced Secondary Hole Injection (CHISHI) mechanism.
- electron hole pairs is generated due to the electric field established by the N well and the P+ drain doping region 14 , wherein the generated hot holes are repelled by the positive voltage of the N well 11 and move toward the gate direction, and a portion of the generated electrons are attracted by the positive voltage of the N well 11 and thus move toward the N well.
- a secondary impact may occur at the mid way when the hot electrons move toward the N well and generates new electron hole pairs.
- the trapped electrons in the silicon nitride layer 24 of the ONO layers 20 are erased by the injected hot holes.
- FIG. 10 is a schematic, cross-sectional diagram illustrating a chip 100 having at least one logic device 10 d in logic device area 104 and embedded single-poly nonvolatile memory unit 10 in memory array area 102 according to this invention.
- the chip 100 comprises a memory array area 102 and a logic device area 104 .
- At least one single-poly nonvolatile memory unit 10 is provided in the memory array area 102 .
- the single-poly nonvolatile memory unit 10 is a PMOS transistor memory unit and has the same structure as set forth in FIG. 1 .
- the single-poly nonvolatile memory unit 10 comprises an N well substrate 11 , a conductive gate 18 disposed on the N well substrate 11 , a gate dielectric layer 16 between the gate 18 and the N well substrate 11 , an oxide-nitride-oxide (ONO) spacer 20 on sidewalls of the gate 18 , a P+ source doping region 12 implanted into the N well substrate 11 next to the ONO layers 20 , and a P+ drain doping region 14 implanted into the N well substrate 11 next to the ONO layers 20 .
- a first channel 19 is situated directly underneath the gate 18 .
- a second channel 29 is defined between the gate 18 and the P+ drain doping region 14 .
- a third channel 39 is defined between the gate 18 and the P+ source doping region 12 .
- the preferred exemplary program, read and erase methods for operating the device 10 are depicted in FIGS. 2, 3 and 6 respectively.
- a logic device 10 d is provided in the logic device area 104 .
- the logic device 10 d is a transistor device and may be an NMOS or PMOS.
- the logic device 10 d comprises a substrate 110 , a conductive gate 118 disposed on the substrate 110 , a gate dielectric layer 116 between the gate 118 and the substrate 110 , an oxide-nitride-oxide (ONO) spacer 120 on sidewalls of the gate 118 , a source doping region 112 implanted into the substrate 110 next to the ONO layers 120 , and a drain doping region 114 implanted into the substrate 110 next to the ONO layers 120 .
- a channel 119 is defined between a LDD doping region 142 and a LDD doping region 152 .
- the single-poly nonvolatile memory unit 10 does not have LDD doping region.
- the single-poly nonvolatile memory unit 10 in the memory array area 102 can be replaced with single-poly nonvolatile memory unit 10 a as set forth in FIG. 4 or with single-poly nonvolatile memory unit 10 b as set forth in FIG. 5 .
- the memory array area 102 has asymmetric LDD doping.
- the single-poly nonvolatile memory unit 10 a has only one LDD doping region formed near its source side.
- the present invention comprises at least the following advantages:
- the present invention memory structure is fully compatible with nano-scale semiconductor fabrication processes because all nano-scale (ex. 90 nm, 65 nm or 45 nm) semiconductor devices use ONO layers on gate sidewall.
- the present invention memory structure is applicable to both MTP and OTP.
- the present invention memory unit is very small in size.
- the present invention memory unit is power saving because BBHE mechanism is employed during program operation.
- the program voltage and write current are both reduced.
- the present invention memory structure is applicable to dual bit storage.
Abstract
A single-poly, P-channel non-volatile memory cell that is fully compatible with nano-scale semiconductor manufacturing process is provided. The single-poly, P-channel non-volatile memory cell includes an N well, a gate formed on the N well, a gate dielectric layer between the gate and the N well, an ONO layer on sidewalls of the gate, a P+ source doping region and a P+ drain doping region. The ONO layer includes a first oxide layer deposited on the sidewalls of the gate and extends to the N well, and a silicon nitride layer formed on the first oxide layer. The silicon nitride layer functions as a charge-trapping layer.
Description
- This application claims the benefit of U. S. provisional application No. 60/597,210, filed Nov. 17, 2005.
- 1. Field of the Invention
- The present invention relates generally to single-poly non-volatile memory (NVM) devices. More particularly, the present invention relates to single-poly electrical programmable read only memory (EPROM) devices, and program, read and erase methods for operating such device.
- 2. Description of the Prior Art
- Non Volatile Memory (NVM) is arguably one of the most popular electronic storage mediums. The basic conception is the memory, which retains data stored to it when powered off. This memory family has several members (ROM, OTP, EPROM, EEPROM, flash) with varying degrees of flexibility of use differentiating them.
- Depending on the times of program and erase operations of a memory, the NVM can be further cataloged into multi-time programmable memory (MTP memory) and one-time programmable memory (OTP memory).
- MTP memory, such as EEPROM or flash memory, is repeatedly programmable to update data, and has specific circuits for erasing, programming, and reading operations. Unlike MTP memory, OTP memory is one-time programmable and has circuits for programming and reading operations without an erasing circuit, so the circuit for controlling the operations of the OTP memory is simpler than the circuit for controlling the operations of the MTP memory.
- In order to expand the practical applications of the OTP memory, an erasing method used in EPROM (such as ultraviolet illumination) is attempted to erase data stored in OTP memory. In addition, a simple circuit is designed to control OTP memory and simulate updateable ability like MTP memory.
- Traditionally, either an MTP memory cell or an OTP memory cell has a stacked structure, which is composed of a floating gate for storing electric charges, a control gate for controlling the charging of the floating gate, and an insulating layer (such as an ONO composite layer composed of an silicon oxide layer, a silicon nitride layer, and an silicon oxide layer) positioned between the floating gate and the control gate. Like a capacitor, the memory cell stores electric charges in the floating gate to get a different threshold voltage Vth from the memory cell stores no electric charges in the floating gate, thus storing binary data such as 0 or 1.
- The stacked gate structure of non-volatile memory makes the advanced logic process more complex and more costly because additional polysilicon deposition, thermal budget, and difficult lithograph and etching steps are involved. The thermal budget also affects the electrical property of the logic devices. Especially for most of the leading logic technologies, dozens of transistors performance will be changed due to the introduce of extra thermal budget. It is very hard to turn back to the original target one for the embedded nonvolatile memory process. And moreover, the re-adjustment of the logic devices may seriously delay the product developing time schedule.
- For all worldwide semiconductor companies, a simple nonvolatile memory solution is desired in advanced logic process. No additional mask steps, no ultra high voltage operation, fully compatible to standard logic process are strongly requested and preferred. No additional mask step means that only logic transistors devices can be adopted to serve as a non-volatile memory device. No ultra high voltage operation means that extra high voltage device process and stacked floating gate non-volatile memory are excluded in the non-volatile memory candidates for advanced logic process nodes. Single poly non-volatile memory will be a more suitable NVM solution than the double poly stacked gate one in the advanced technology nodes.
- On the other hand, many innovative inventions are directing the nonvolatile memory development to use the single poly solution. Single-poly non-volatile memory is regarded as a semiconductor process which is more compatible with standard CMOS processes and is thus more easier utilized in embedded memory such as mixed-mode circuits or embedded NVM memory of micro-controllers.
- U.S. Pat. No. 5,761,126 describes a single poly EPROM cell that utilizes a reduced programming voltage to program the cell. The programming voltage of single-poly EPROM cell is reduced by eliminating the N+ contact region which is conventionally utilized to place a positive voltage on the N-well of the cell, and by utilizing a negative voltage to program the cell. The negative voltage is applied to a P+ contact region formed in the N-well which injects electrons directly onto the floating gate of the cell.
- U.S. Pat. No. 6,930,002 describes a method for programming single-poly EPROM at low operation voltages. The single-poly EPROM cell includes a P-channel floating-gate transistor formed on an N well of a P type substrate, and an N-channel coupling device. The P-channel floating-gate transistor has a P+ doped drain, P+ doped source, a P channel defined between the P+ doped drain and P+ doped source, a tunnel oxide layer on the P channel, and a floating doped poly gate disposed on the tunnel oxide layer. The N-channel coupling device includes a floating poly electrode, which is electrically connected to the floating doped poly gate of the P-channel floating-gate transistor, and is capacitively coupled to a control region doped in the P type substrate.
- U.S. Pat. No. 6,025,625 describes a single-poly EEPROM cell structure and array architecture. The single-poly EEPROM cell comprises an inverter and a capacitive coupling area. The inverter is formed by: a p-well formed in a substrate; a gate structure formed atop the p-well and being formed from a thin gate oxide layer underneath a conductive layer; an n-base formed adjacent to a first edge of the gate structure and within the p-well; a p+ structure formed within the n-base; and a n+ structure adjacent a second edge of the gate structure and within the p-well.
- The above-described prior art single-poly floating gate non-volatile memory has several drawbacks. First, the prior art single-poly floating gate non-volatile memory unit occupies larger chip area. Hitherto, the miniaturization of single-poly floating gate non-volatile memory unit for advanced 90-nano or below semiconductor process is still a huge challenge for the semiconductor manufacturers.
- With the moving to next generation of the logic process, both the operation voltages and gate oxide thickness shrink. For example, the thickness of the gate oxide ranges between 50 and 60 angstroms for I/O transistors in 90-nano processes. The shrunk gate oxide thickness impedes the development of the floating gate based single-poly MTP memory because thin tunnel oxide will affect long term charge retention, while increasing tunnel oxide thickness is not compatible with logic process. The tunneling oxide with the physical oxide thickness larger than 70 angstroms is regarded as a basic requirement for the long term charge retention reliability in the floating gate non-volatile memory devices.
- Conventional methods for programming the single-poly floating gate EPROM are operated at voltages that are relatively higher than Vcc (3.3V input/output supply voltage in 90 nm logic process), for example, a high couple well voltage of about at least 8˜10V that is high enough to establish adequate electric field strength across the tunnel oxide. Thus, additional high-voltage circuitry and high-voltage devices are required. Operating at high voltages also adversely affects the reliability of thin gate dielectric having a thickness of 50˜60 angstroms in the peripheral logic transistors if we don't want to introduce additional high voltage processes. Further, conventional single-poly floating gate EPROM technology needs a large cell size and a high voltage to capacitively couple the floating gate for programming the memory cell.
- Therefore, the key to a successful next generation non-volatile memory device will rely on the low voltage operation and adoption of an innovative idea instead of floating gate technologies.
- It is one object of the present invention to provide a single-poly, P-channel non-volatile memory unit that is compatible with advanced nano-scale semiconductor process.
- It is another object of the present invention to provide a single-poly electrically erasable programmable read-only memory (EEPROM) device and program, read and erase methods for operating such device in order to solve the above-described problems.
- The claimed invention discloses a single-poly, P-channel non-volatile memory unit comprising a semiconductor substrate; an N well formed in the semiconductor substrate, wherein a P+ source doping region and a P+ drain doping region are formed in the N well, a channel between the P+ source doping region and P+ drain doping region comprises a first channel region and a second channel region contiguous to the first channel region and same conductivity type as first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein the charge trapping medium is situated directly above the second channel region, and the second channel region can be turned on or turned off by altering charge distribution in the charge trapping medium.
- From one aspect of this invention, a method for programming the single-poly, P-channel non-volatile memory unit is disclosed. The method comprises connecting the N well to a N well voltage VNW; connecting the P+ drain doping region to a bias drain voltage VD being negative with respect to the N well voltage VNW; floating the P+ source doping region; and connecting the control gate to a bias gate voltage VG being equal to or positive with respect to the N well voltage VNW such that the first channel is turned off and that electron-hole pairs is generated at a junction between the N well and the P+ drain doping region to induce Band-to-Band Hot Electron Injection (BBHE) into the charge trapping medium.
- From another aspect of this invention, a method for programming the single-poly, P-channel non-volatile memory unit is disclosed. The method comprises connecting the N well to a N well voltage VNW; connecting the P+ drain doping region to a bias drain voltage VD being negative with respect to the N well voltage VNW; connecting the P+ source doping region to a source voltage VS; and connecting the control gate to a bias gate voltage VG being negative with respect to the N well voltage VNW such that the first channel is turned on to trigger channel hot hole induced hot electron (CHHIHE) injection into the charge trapping medium.
- From still another aspect of this invention, a method for reading the single-poly, P-channel non-volatile memory unit is disclosed. The method comprises connecting the N well to a N well voltage VNW; connecting the P+ drain doping region to a drain voltage VD; connecting the P+ source doping region to a bias source voltage VS being negative with respect to the N well voltage VNW to form a depletion region between the P+ source doping region and the N well; and connecting the control gate to a bias gate voltage VG being negative with respect to the N well voltage VNW such that the first channel is turned on.
- From still another aspect of this invention, a method for erasing a single-poly, P-channel non-volatile memory unit is disclosed. The single-poly, P-channel non-volatile memory unit comprises an N well, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region, the P channel comprising a first channel region and a second channel region that is contiguous to the first channel region and is of the same conductivity type as said first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping medium is situated directly above said second channel region. The method comprises connecting the P+ drain doping region to a relatively positive drain voltage VD; floating the P+ source doping region; connecting the N well to a bias voltage VNW being equal to the drain voltage VD or floating the N well; and connecting the control gate to a relatively negative gate voltage VG such that electrons trapped in the charge trapping medium are erased by means of Fowler-Nordheim tunneling (FN tunneling).
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings:
-
FIG. 1 is a schematic, cross-sectional diagram illustrating a single-poly nonvolatile memory unit according to the preferred embodiment of this invention; -
FIG. 2 is a schematic, cross-sectional diagram illustrating program operation of the single-poly nonvolatile memory unit according to the preferred embodiment of this invention; -
FIG. 3 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit according to the preferred embodiment of this invention; -
FIG. 4 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention; -
FIG. 5 is a schematic, cross-sectional diagram illustrating read operation of the single-poly nonvolatile memory unit according to still another preferred embodiment of this invention; -
FIG. 6 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to the preferred embodiment of this invention; -
FIG. 7 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention; -
FIG. 8 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention; -
FIG. 9 is a schematic, cross-sectional diagram illustrating erase operation of the single-poly nonvolatile memory unit according to another preferred embodiment of this invention; and -
FIG. 10 is a schematic, cross-sectional diagram illustrating a chip having at least one logic device in logic device area and embedded single-poly nonvolatile memory unit in memory array area according to this invention. - The present invention pertains to a single-poly, P-channel non-volatile memory (NVM) cell structure that is fully compatible with nano-scale semiconductor manufacturing process beyond the advanced 90-nano logic processes. The operation methods thereof are also provided.
- In many 0.18-micron logic processes, oxide-nitride-oxide (ONO) composite dielectric film is used as a spacer. This is mostly because the ONO layers can avoid gate-to-source/drain bridging after salicidation due to the adoption of the nitride (Si3N4) composites, and because the ONO layers can be used as a contact etch stop during contact hole etching thereby solving the potential misalignment problem between the gate poly mask and contact hole mask.
- The ONO composite dielectric film not only plays an important role in the logic processes, but also becomes a promising charge storage layer of a non-volatile memory. The nitride (Si3N4) film contains a large volume of trapping sites which are believed to be generated by the dangling bonds for the imperfect combination of Si and nitrogen atoms. The trapping sites can retain or release the electrons by suitable electrical operations. By altering the charge amount in the ONO layer, the conductance of the underlying channel can be properly adjusted, thereby distinguishing
logic - Please refer to
FIG. 1 .FIG. 1 is a schematic, cross-sectional diagram illustrating a single-poly nonvolatile memory unit according to the preferred embodiment of this invention. As shown inFIG. 1 , the single-polynonvolatile memory unit 10 comprises anN well substrate 11, a conductive (P+ doped)gate 18 disposed on theN well substrate 11, agate dielectric layer 16 between thegate 18 and the N wellsubstrate 11, an oxide-nitride-oxide (ONO) spacer 20 on sidewalls of thegate 18, a P+source doping region 12 implanted into theN well substrate 11 next to the ONO layers 20, and a P+drain doping region 14 implanted into theN well substrate 11 next to the ONO layers 20. The single-polynonvolatile memory unit 10 is isolated with a shallow trench isolation (STI)structure 15. Afirst channel 19 is situated directly underneath thegate 18. Asecond channel 29 is defined between thegate 18 and the P+drain doping region 14. Athird channel 39 is defined between thegate 18 and the P+source doping region 12. - According to the preferred embodiment of this invention, the
ONO layer 20 comprises asilicon oxide layer 22, asilicon nitride layer 24 and asilicon oxide layer 26. Thesilicon oxide layer 22 is the inner layer and directly borders the sidewalls of thegate 18 and its lower portion extends laterally to the source or draindoping region 12/14 on theN well substrate 11. Preferably, thesilicon oxide layer 22 has a thickness of about 30˜300 angstroms. Thesilicon nitride layer 24 has a thickness of about 50˜500 angstroms. Thesilicon nitride layer 24 acts as a charge-trapping layer or charge-trapping medium for storing data. Thegate dielectric layer 16 may be made of silicon dioxide, but not limited thereto. The gate may be made of polysilicon, doped polysilicon, or any suitable conductive materials such as metals. On the top of thegate 18, and/or on the top surface of the source/drain doping regions - As previously described, the single-poly
nonvolatile memory unit 10 is a P-channel MOS transistor. It is one salient feature of this invention that electrons are stored in the ONO layers 20 on the sidewalls of thegate 18. Besides, the single-polynonvolatile memory unit 10 of this invention has no lightly doped drain (LDD) that is typically formed in a logic device for alleviating short channel effects. A pure logic device without LDD region will always turn off because an isolated NW region that is under the sidewall and cannot be controlled by the gate will form and retard the channel to be further turn on. - The program, read and erase methods for operating the single-poly
nonvolatile memory unit 10 at low voltages will now be explained in detail in accompany withFIGS. 2-9 . It should be noted that the exemplary voltages used in the embodiments are only for illustration purposes and should not limit the scope of the present invention. The exemplary voltages used in the preferred embodiments are basically suited for device of 0.13-micron generation. It is understood that different operating voltages may be employed when different generations of fabrication processes are used. - Please refer to
FIG. 2 .FIG. 2 is a schematic, cross-sectional diagram illustrating program operation of the single-polynonvolatile memory unit 10 according to the preferred embodiment of this invention. When the single-polynonvolatile memory unit 10 is selected to perform write or program operation, the P+ drain doping region 14 (to bit line) is connected to a negative drain voltage VD, for example, VD=−3V˜−5V; the P+ source doping region 12 (to source line) is floating; theN well substrate 11 grounded (VNW=0V); and the gate 18 (to word line) is connected to a gate voltage VG, for example, VG=0V˜2V. Under the above-described operating voltage conditions, thefirst channel 19 directly under thegate 18 is turned off. Electron-hole pairs generate at the junction between the N-type well 11 and the P-typedrain doping region 14 and so-called Band-to-Band Hot Electron Injection (BBHE) occurs to inject electrons into thesilicon nitride layer 24 of the ONO layers 20 near the drain side. - According to another preferred embodiment, the program operation of the single-poly
nonvolatile memory unit 10 may be carried out by means of so-called Channel Hot Hole Induced Hot Electron Injection (CHHIHE) mechanism. For example, the P+drain doping region 14 is connected to a negative drain voltage VD, for example, VD=−3V˜−5V; the P+source doping region 12 and the N wellsubstrate 11 are both grounded (VS=VNW=0V); and thegate 18 is connected to a slightly negative gate voltage VG, for example, VG=−0.5V˜−2V. Under the above-described operating voltage conditions, thefirst channel 19 directly under thegate 18 is turned on. Hot electrons induced by channel hot holes will inject into thesilicon nitride layer 24 of the ONO layers 20 near the drain side. - Although two mechanisms: BBHE and CHHIHE are provided, the BBHE mechanism is more preferred because it consumes less electric current and is more efficient, in other words, it is a more energy-saving mechanism. Besides, there is a risk when employing CHHIHE to program the
memory unit 10, that is, drain-source punchthrough may occur. In order to improve the efficiency of the BBHE program operation, a more abrupt junction profile between the N-type well 11 and the P-typedrain doping region 14 is suggested. By doing this, a lower VD may be used. - Please refer to
FIG. 3 .FIG. 3 is a schematic, cross-sectional diagram illustrating read operation of the single-polynonvolatile memory unit 10 according to the preferred embodiment of this invention. It is one important feature of this invention that the read operation employs “reverse-read”. That is, grounding the drain terminal, and applying negative voltage to the source terminal. According to the preferred embodiment, when the single-polynonvolatile memory unit 10 is selected to perform read operation, the P+drain doping region 14 is connected to a drain voltage VD=0V; the P+source doping region 12 is connected to a negative source voltage VS=−1.5V˜−1.8V; theN well substrate 11 grounded (VNW=0V); and thegate 18 is connected to a negative gate voltage VG=−1V˜−3.3V. Under the above-described voltage conditions, thefirst channel 19 directly under thegate 18 and thethird channel 39 between thegate 18 and the P+source doping region 12 are both turned on. - It should noted that since the single-poly
nonvolatile memory unit 10 has no LDDs, a sufficiently negative Vs is required in order to turn on thethird channel 39 between thegate 18 and the P+source doping region 12 such that adepletion region 32 is able to connect with the inversion region, i.e., the turned-onfirst channel 19. As to thesecond channel 29, the conductance of thesecond channel 29 will depend on that if the ONO layers on thesecond channel 29 stores electrons or not. If the ONO layers on thesecond channel 29 stores electrons, thesecond channel 29 will be inversed and become a conductive path for read signals. If not, thesecond channel 29 will not become conductive. Accordingly, during the read operation, the conductance of the NVM memory device depends mostly on whether the ONO layers on thesecond channel 29 stores electrons. - Please refer to
FIG. 4 .FIG. 4 is a schematic, cross-sectional diagram illustrating read operation of the single-polynonvolatile memory unit 10 a according to another preferred embodiment of this invention. The only difference betweenFIG. 3 andFIG. 4 is that the single-polynonvolatile memory unit 10 a ofFIG. 4 has anasymmetric LDD 42 that is implanted into the area between thegate 18 and the P+source doping region 12. According to this preferred embodiment, when the single-polynonvolatile memory unit 10 a is selected to perform read operation, the P+drain doping region 14 is connected to a drain voltage VD=0V; the P+source doping region 12 is connected to a negative source voltage VS=−1V˜−1.2V; theN well substrate 11 grounded (VNW=0V); and thegate 18 is connected to a negative gate voltage VG=−1V˜−3.3V. Under the above-described voltage conditions, thefirst channel 19 directly under thegate 18 is turned on. Because the single-polynonvolatile memory unit 10 a has theLDD 42 at its source side, a slightly higher (or more positive) source voltage VS can be employed. - Please refer to
FIG. 5 .FIG. 5 is a schematic, cross-sectional diagram illustrating read operation of the single-polynonvolatile memory unit 10 b according to still another preferred embodiment of this invention. The only difference betweenFIG. 3 andFIG. 5 is that electrons are injected into the ONO layers above thethird channel 39 near the source side of every single-poly nonvolatile memory unit in advance. According to this preferred embodiment, when the single-polynonvolatile memory unit 10 b is selected to perform read operation, the P+drain doping region 14 is connected to a drain voltage VD=0V; the P+source doping region 12 is connected to a negative source voltage VS=−1V˜−1.2V; theN well substrate 11 grounded (VNW=0V); and thegate 18 is connected to a negative gate voltage VG=−1V˜−3.3V. Likewise, during this read operation, the conductance of the memory device depends on whether the ONO layers on thesecond channel 29 stores electrons. - The erase methods for operating the single-poly
nonvolatile memory unit 10 at low voltages and erase mechanisms thereof will now be explained in detail in accompany withFIGS. 6-9 . It should be noted that the exemplary voltages used in the embodiments are only for illustration purposes and should not limit the scope of the present invention. In practice, each of the exemplary voltages used in the preferred embodiments may be shifted together by a positive voltage value or together by a negative voltage value, while maintaining the same biases. For example, a voltage condition including a drain voltage of −3V and substrate voltage of 0V may be replaced with a voltage condition including a positively shifted drain voltage of 0V and substrate voltage of 3V, maintaining the drain to substrate voltage difference to be −3V in both proposed biasing settings. - Please refer to
FIG. 6 .FIG. 6 is a schematic, cross-sectional diagram illustrating erase operation of the single-polynonvolatile memory unit 10 according to this invention. Such erase method is applicable to the single-polynonvolatile memory unit 10 that is used as a MTP memory. According to this invention, when the single-polynonvolatile memory unit 10 is selected to perform erase operation, the P+drain doping region 14 is connected to a positive drain voltage VD=3V˜5V; the P+source doping region 12 is floating (VS=Floating); theN well substrate 11 is connected to a positive N well voltage VNW=3V˜5V; and thegate 18 is connected to a negative gate voltage VG=−3V˜−5V. Under the above-described voltage conditions, the trapped electrons in thesilicon nitride layer 24 of the ONO layers 20 are erased by means of so-called Fowler-Nordheim tunneling (FN tunneling). - According to another preferred embodiment, the erase operation of the single-poly
nonvolatile memory unit 10 may be carried out by means of so-called Band-to-Band induced Hot Hole injection (BBHH) mechanism. As shown inFIG. 7 , the P+drain doping region 14 is connected to a positive drain voltage VD, for example, VD=+1V˜+3V; the P+source doping region 12 is floating (VS=Floating); theN well substrate 11 is connected to a well voltage that is greater than drain voltage VD (preferably +3V˜+5V); and thegate 18 is connected to a negative gate voltage VG, for example, VG=−3V˜−5V. Under the above-described operating voltage conditions, the electron hole pairs will be created due to the large bias difference between the gate to drain terminals. More electron hole pairs will be generated when holes flow through the junction between drain to well and get sufficient energy to introduce the impact ionizations. The trapped electrons in thesilicon nitride layer 24 of the ONO layers 20 are erased by the injected hot holes into the charge storage medium. - According to still another preferred embodiment, the erase operation of the single-poly
nonvolatile memory unit 10 may be carried out by means of so-called Substrate Hot Hole injection (SHH) mechanism. As shown inFIG. 8 , the P+drain doping region 14 is floating or connected to a negative drain voltage VD, for example, VD=−1V˜−3V; the P+source doping region 12 is floating (VS=Floating); the N well substrate 11 (acting as a base) is connected to a well voltage that is equal to or smaller than 0V (VNW≦0V, preferably 0V˜−2V) but still maintaining a reverse biasing between the P+drain doping region 14 and the N wellsubstrate 11; a P substrate 210 (acting as emitter) underneath the N well 11 is connected to a positive substrate voltage VPsub, for example, VPsub=1V˜2V; and thegate 18 is connected to a negative gate voltage VG, for example, VG=−3V˜−5V to attract adequate hot holes from theP substrate 210 to move toward theONO spacer 20. Since the gate voltage is negative, an inverse layer is established at the P channel and thus forms a collector. Under the above-described operating voltage conditions, the trapped electrons in thesilicon nitride layer 24 of the ONO layers 20 are erased by Substrate Hot Hole injection. - According to still another preferred embodiment, the erase operation of the single-poly
nonvolatile memory unit 10 may be carried out by means of CHannel Induced Secondary Hole Injection (CHISHI) mechanism. As shown inFIG. 9 , the P+drain doping region 14 is connected to a negative drain voltage VD, for example, VD=−1V˜−3V; the P+source doping region 12 is grounded; theN well substrate 11 is connected to a positive well voltage, for example, VNW=2V˜4V; and thegate 18 is connected to a negative gate voltage VG, for example, VG=−1V˜−3V. Under the above-described operating voltage conditions, electron hole pairs is generated due to the electric field established by the N well and the P+drain doping region 14, wherein the generated hot holes are repelled by the positive voltage of the N well 11 and move toward the gate direction, and a portion of the generated electrons are attracted by the positive voltage of the N well 11 and thus move toward the N well. Besides, a secondary impact may occur at the mid way when the hot electrons move toward the N well and generates new electron hole pairs. The trapped electrons in thesilicon nitride layer 24 of the ONO layers 20 are erased by the injected hot holes. - Please refer to
FIG. 10 .FIG. 10 is a schematic, cross-sectional diagram illustrating achip 100 having at least onelogic device 10 d inlogic device area 104 and embedded single-polynonvolatile memory unit 10 inmemory array area 102 according to this invention. As shown inFIG. 10 , thechip 100 comprises amemory array area 102 and alogic device area 104. At least one single-polynonvolatile memory unit 10 is provided in thememory array area 102. The single-polynonvolatile memory unit 10 is a PMOS transistor memory unit and has the same structure as set forth inFIG. 1 . The single-polynonvolatile memory unit 10 comprises anN well substrate 11, aconductive gate 18 disposed on theN well substrate 11, agate dielectric layer 16 between thegate 18 and the N wellsubstrate 11, an oxide-nitride-oxide (ONO) spacer 20 on sidewalls of thegate 18, a P+source doping region 12 implanted into theN well substrate 11 next to the ONO layers 20, and a P+drain doping region 14 implanted into theN well substrate 11 next to the ONO layers 20. Afirst channel 19 is situated directly underneath thegate 18. Asecond channel 29 is defined between thegate 18 and the P+drain doping region 14. Athird channel 39 is defined between thegate 18 and the P+source doping region 12. The preferred exemplary program, read and erase methods for operating thedevice 10 are depicted inFIGS. 2, 3 and 6 respectively. - A
logic device 10 d is provided in thelogic device area 104. Thelogic device 10 d is a transistor device and may be an NMOS or PMOS. Likewise, thelogic device 10 d comprises asubstrate 110, aconductive gate 118 disposed on thesubstrate 110, agate dielectric layer 116 between thegate 118 and thesubstrate 110, an oxide-nitride-oxide (ONO) spacer 120 on sidewalls of thegate 118, asource doping region 112 implanted into thesubstrate 110 next to the ONO layers 120, and adrain doping region 114 implanted into thesubstrate 110 next to the ONO layers 120. Directly underneath thegate 118, achannel 119 is defined between aLDD doping region 142 and aLDD doping region 152. The single-polynonvolatile memory unit 10 does not have LDD doping region. - Further, the single-poly
nonvolatile memory unit 10 in thememory array area 102 can be replaced with single-polynonvolatile memory unit 10 a as set forth inFIG. 4 or with single-polynonvolatile memory unit 10 b as set forth inFIG. 5 . In a case that the single-polynonvolatile memory unit 10 in thememory array area 102 is replaced with single-polynonvolatile memory unit 10 a as set forth inFIG. 4 , thememory array area 102 has asymmetric LDD doping. As previously described, the single-polynonvolatile memory unit 10 a has only one LDD doping region formed near its source side. In a case that the single-polynonvolatile memory unit 10 in thememory array area 102 is replaced with single-polynonvolatile memory unit 10 b as set forth inFIG. 5 , a program operation is carried to inject electrons into the ONO layers of source side of each single-polynonvolatile memory unit 10 b of thechip 100 prior to the shipping to the customer. - To sum up, the present invention comprises at least the following advantages:
- (1) The present invention memory structure is fully compatible with nano-scale semiconductor fabrication processes because all nano-scale (ex. 90 nm, 65 nm or 45 nm) semiconductor devices use ONO layers on gate sidewall.
- (2) It is cost saving because no additional photo masks are required.
- (3) The present invention memory structure is applicable to both MTP and OTP.
- (4) The present invention memory unit is very small in size.
- (5) The present invention memory unit is power saving because BBHE mechanism is employed during program operation. The program voltage and write current are both reduced.
- (6) The present invention memory structure is applicable to dual bit storage.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (51)
1. A method for erasing a single-poly, P-channel non-volatile memory unit, wherein the single-poly, P-channel non-volatile memory unit comprises an N well, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region, the P channel comprising a first channel region and a second channel region that is contiguous to the first channel region and is of the same conductivity type as said first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping medium is situated directly above said second channel region; the method comprising:
connecting the control gate to a gate voltage VG
connecting the drain doping region to bias voltage VD being positive with respect to the gate voltage VG;
floating the source doping region; and
connecting the N well to a bias voltage VNW being equal to the drain voltage VD or floating the N well such that electrons trapped in the charge trapping medium are erased by means of Fowler-Nordheim tunneling (FN tunneling).
2. The method according to claim 1 wherein the dielectric spacer is an oxide-nitride-oxide (ONO) layer.
3. The method according to claim 2 wherein the ONO layer comprise a silicon oxide layer and a silicon nitride layer.
4. The method according to claim 1 wherein the control gate comprises doped polysilicon.
5. The method according to claim 1 wherein the single-poly, P-channel non-volatile memory unit does not have a lightly doped drain (LDD) near the drain side.
6. The method according to claim 1 wherein the drain voltage VD=3V˜5V.
7. The method according to claim 1 wherein the N well voltage VNW=3V˜5V.
8. The method according to claim 1 wherein the gate voltage VG=−3V˜−5V.
9. A method for erasing a single-poly, P-channel non-volatile memory unit, wherein the single-poly, P-channel non-volatile memory unit comprises an N well, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region, the P channel comprising a first channel region and a second channel region that is contiguous to the first channel region and is of the same conductivity type as said first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping medium is situated directly above said second channel region; the method comprising:
connecting the control gate to a gate voltage VG
connecting the drain doping region to bias voltage VD being positive with respect to the gate voltage VG;
floating the source doping region; and
connecting the N well to a bias voltage VNW being positive with the drain voltage VD such that electrons trapped in the charge trapping medium are erased by means of Band-to-Band induced Hot Hole (BBHH) injection.
10. The method according to claim 9 wherein the dielectric spacer is an oxide-nitride-oxide (ONO) layer.
11. The method according to claim 10 wherein the ONO layer comprise a silicon oxide layer and a silicon nitride layer.
12. The method according to claim 9 wherein the control gate comprises doped polysilicon.
13. The method according to claim 9 wherein the single-poly, P-channel non-volatile memory unit does not have a lightly doped drain (LDD) near the drain side.
14. The method according to claim 9 wherein the drain voltage VD=+1V˜+3V.
15. The method according to claim 9 wherein the N well voltage VNW=+3V˜+5V.
16. The method according to claim 9 wherein the gate voltage VG=−3V˜−5V.
17. A method for erasing a single-poly, P-channel non-volatile memory unit, wherein the single-poly, P-channel non-volatile memory unit comprises a P substrate, an N well above the P substrate, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region, the P channel comprising a first channel region and a second channel region that is contiguous to the first channel region and is of the same conductivity type as said first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping medium is situated directly above said second channel region; the method comprising:
connecting the N well to a N well voltage VNW;
connecting the drain doping region to a drain voltage VD being negative with respect to the N well voltage VNW or floating the drain doping region;
floating the source doping region;
connecting the P substrate to a substrate voltage VPsub being positive with respect to the N well voltage VNW; and
connecting the control gate to a gate voltage VG being negative with respect to the N well voltage VNW such that electrons trapped in the charge trapping medium are erased by means of Substrate Hot Hole (SHH) injection.
18. The method according to claim 17 wherein the dielectric spacer is an oxide-nitride-oxide (ONO) layer.
19. The method according to claim 18 wherein the ONO layer comprise a silicon oxide layer and a silicon nitride layer.
20. The method according to claim 17 wherein the control gate comprises doped polysilicon.
21. The method according to claim 17 wherein the single-poly, P-channel non-volatile memory unit does not have a lightly doped drain (LDD) near the drain side.
22. The method according to claim 17 wherein the drain voltage VD=−1V˜−3V.
23. The method according to claim 17 wherein the N well voltage VNW=0V˜−2V.
24. The method according to claim 17 wherein the substrate voltage VPsub=1V˜2V.
25. The method according to claim 17 wherein the gate voltage VG=−3V˜−5V.
26. A method for erasing a single-poly, P-channel non-volatile memory unit, wherein the single-poly, P-channel non-volatile memory unit comprises an N well, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region, the P channel comprising a first channel region and a second channel region that is contiguous to the first channel region and is of the same conductivity type as said first channel region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping medium is situated directly above said second channel region; the method comprising:
grounding the source doping region VS
connecting the drain doping region to a drain voltage VD being negative with respect to the source voltage VS;
connecting the N well to a N well voltage VNW being positive with respect to the source voltage VS; and
connecting the control gate to a gate voltage VG being negative with respect to the source voltage VS such that electrons trapped in the charge trapping medium are erased by means of CHannel Induced Secondary Hole Injection (CHISHI).
27. The method according to claim 26 wherein the dielectric spacer is an oxide-nitride-oxide (ONO) layer.
28. The method according to claim 27 wherein the ONO layer comprise a silicon oxide layer and a silicon nitride layer.
29. The method according to claim 26 wherein the control gate comprises doped polysilicon.
30. The method according to claim 26 wherein the single-poly, P-channel non-volatile memory unit does not have a lightly doped drain (LDD) near the drain side.
31. The method according to claim 26 wherein the drain voltage VD=−1V˜−3V.
32. The method according to claim 26 wherein the N well voltage VNW=2V˜4V.
33. The method according to claim 26 wherein the gate voltage VG=−1V˜−3V.
34. A method for reading a single-poly, P-channel non-volatile memory unit, wherein the single-poly, P-channel non-volatile memory unit comprises an N well, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region comprising a first channel region, a second channel region between the first channel region and the P+ drain doping region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping medium is situated directly above said second channel region; the single-poly, P-channel non-volatile memory unit has a lightly doped drain (LDD) region near its source side and under the sidewall of the control gate to connect the P+ source region and the first channel; the method comprising:
connecting the N well to a N well voltage VNW;
connecting the P+ drain doping region to a drain voltage VD;
connecting the P+ source doping region to a bias source voltage VS being negative with respect to the N well voltage VNW to form a depletion region between the P+ source doping region and the N well; and
connecting the control gate to a bias gate voltage VG being negative with respect to the N well voltage VNW such that the first channel is turned on.
35. The method according to claim 34 wherein the dielectric spacer is an oxide-nitride-oxide (ONO) layer.
36. The method according to claim 35 wherein the ONO layer comprise a silicon oxide layer and a silicon nitride layer.
37. The method according to claim 34 wherein the control gate comprises doped polysilicon.
38. The method according to claim 34 wherein the single-poly, P-channel non-volatile memory unit does not have a lightly doped drain (LDD) near the drain side.
39. The method according to claim 34 wherein the source voltage VS=−1V˜−1.2V.
40. The method according to claim 34 wherein the gate voltage VG=−−1V˜−3.3V.
41. The method according to claim 34 wherein the N well is grounded.
42. The method according to claim 34 wherein the drain voltage VD=0V.
43. A method for reading a single-poly, P-channel non-volatile memory unit, wherein the single-poly, P-channel non-volatile memory unit comprises an N well, a P+ source doping region, a P+ drain doping region in the N well, a P channel between the P+ source doping region and P+ drain doping region comprising a first channel region, a second channel region between the first channel region and the P+ drain doping region, and a third channel between the first channel and the P+ source doping region; a gate dielectric layer disposed only on the first channel region; a control gate stacked on the gate dielectric layer; and a dielectric spacer comprising a floating charge trapping medium disposed on sidewalls of the control gate, wherein said charge trapping mediums are situated directly above said second and third channel region; wherein electrons are injected into charge storage medium at a source side of the single-poly, P-channel non-volatile memory unit in advance to inverse the third channel; the method comprising:
connecting the N well to a N well voltage VNW;
connecting the P+ drain doping region to a drain voltage VD;
connecting the P+ source doping region to a bias source voltage VS being negative with respect to the N well voltage VNW to form a depletion region between the P+ source doping region and the N well; and
connecting the control gate to a bias gate voltage VG being negative with respect to the N well voltage VNW such that the first channel is turned on.
44. The method according to claim 43 wherein the dielectric spacer is an oxide-nitride-oxide (ONO) layer.
45. The method according to claim 44 wherein the ONO layer comprise a silicon oxide layer and a silicon nitride layer.
46. The method according to claim 43 wherein the control gate comprises doped polysilicon.
47. The method according to claim 43 wherein the single-poly, P-channel non-volatile memory unit does not have a lightly doped drain (LDD).
48. The method according to claim 43 wherein the source voltage VS=−1V˜−1.2V.
49. The method according to claim 43 wherein the gate voltage VG=−−1V˜−3.3V.
50. The method according to claim 43 wherein the N well is grounded.
51. The method according to claim 43 wherein the drain voltage VD=0V.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/380,662 US20070109872A1 (en) | 2005-11-17 | 2006-04-28 | Single-poly non-volatile memory device and its operation method |
US12/125,912 US7551494B2 (en) | 2005-11-17 | 2008-05-22 | Single-poly non-volatile memory device and its operation method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US59721005P | 2005-11-17 | 2005-11-17 | |
US11/380,662 US20070109872A1 (en) | 2005-11-17 | 2006-04-28 | Single-poly non-volatile memory device and its operation method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/125,912 Division US7551494B2 (en) | 2005-11-17 | 2008-05-22 | Single-poly non-volatile memory device and its operation method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070109872A1 true US20070109872A1 (en) | 2007-05-17 |
Family
ID=38076506
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/277,365 Abandoned US20070109860A1 (en) | 2005-11-17 | 2006-03-24 | Single-poly non-volatile memory device and its operation method |
US11/277,364 Abandoned US20070108508A1 (en) | 2005-11-17 | 2006-03-24 | Single-poly non-volatile memory device |
US11/380,662 Abandoned US20070109872A1 (en) | 2005-11-17 | 2006-04-28 | Single-poly non-volatile memory device and its operation method |
US12/125,912 Active US7551494B2 (en) | 2005-11-17 | 2008-05-22 | Single-poly non-volatile memory device and its operation method |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/277,365 Abandoned US20070109860A1 (en) | 2005-11-17 | 2006-03-24 | Single-poly non-volatile memory device and its operation method |
US11/277,364 Abandoned US20070108508A1 (en) | 2005-11-17 | 2006-03-24 | Single-poly non-volatile memory device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/125,912 Active US7551494B2 (en) | 2005-11-17 | 2008-05-22 | Single-poly non-volatile memory device and its operation method |
Country Status (3)
Country | Link |
---|---|
US (4) | US20070109860A1 (en) |
CN (3) | CN1967871A (en) |
TW (3) | TWI287868B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070109860A1 (en) * | 2005-11-17 | 2007-05-17 | Chrong-Jung Lin | Single-poly non-volatile memory device and its operation method |
US20080212375A1 (en) * | 2006-05-05 | 2008-09-04 | Macronix International Co., Ltd. | Method of programming and erasing a p-channel be-sonos nand flash memory |
WO2015004511A3 (en) * | 2013-03-22 | 2016-02-04 | スパンションLlc | Semiconductor device and erasing method thereof |
US10741699B2 (en) | 2018-05-25 | 2020-08-11 | United Semiconductor Japan Co., Ltd. | Semiconductor device |
US10991707B2 (en) | 2018-01-26 | 2021-04-27 | United Semiconductor Japan Co., Ltd. | Semiconductor device and method for fabricating semiconductor device |
US20210328009A1 (en) * | 2020-04-17 | 2021-10-21 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with air-void in spacer |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI325165B (en) * | 2006-04-20 | 2010-05-21 | Ememory Technology Inc | Method for operating a single-poly single-transistor non-volatile memory cell |
JP4282702B2 (en) * | 2006-09-22 | 2009-06-24 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US8269203B2 (en) | 2009-07-02 | 2012-09-18 | Actel Corporation | Resistive RAM devices for programmable logic devices |
TWI471915B (en) * | 2009-07-10 | 2015-02-01 | United Microelectronics Corp | Gate structure and method of making the same |
US8076207B2 (en) * | 2009-07-14 | 2011-12-13 | United Microelectronics Corp. | Gate structure and method of making the same |
CN102064178B (en) * | 2009-11-18 | 2013-07-24 | 上海华虹Nec电子有限公司 | Cell structure of one-time programmable memory (OTP) device and manufacturing method and operating method of cell structure |
CN102097383B (en) * | 2009-12-15 | 2013-06-19 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing double-bit flash memory |
CN102097490A (en) * | 2009-12-15 | 2011-06-15 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing double-bit flash memory |
CN102097385B (en) * | 2009-12-15 | 2014-05-07 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing two-bit flash memory |
CN102104045B (en) * | 2009-12-18 | 2013-01-09 | 上海华虹Nec电子有限公司 | P-type one time programmable (OTP) device and manufacturing method thereof |
CN102110657A (en) * | 2009-12-29 | 2011-06-29 | 中芯国际集成电路制造(上海)有限公司 | Method for producing double-bit flash memory |
CN102214693B (en) * | 2010-04-09 | 2013-05-29 | 台湾积体电路制造股份有限公司 | Semiconductor device |
CN102623048A (en) * | 2011-01-27 | 2012-08-01 | 北京兆易创新科技有限公司 | Nonvolatile memory cell and data programming, reading and erasure method thereof |
CN102623455A (en) * | 2011-01-27 | 2012-08-01 | 北京兆易创新科技有限公司 | Nonvolatile memory cell and method for manufacturing same |
US20120223381A1 (en) * | 2011-03-03 | 2012-09-06 | Lu Hau-Yan | Non-volatile memory structure and method for manufacturing the same |
CN102354528B (en) * | 2011-07-13 | 2014-06-18 | 北京兆易创新科技股份有限公司 | Nonvolatile memory cell, and data programming, reading and erasing methods therefor |
US8389358B2 (en) | 2011-07-22 | 2013-03-05 | United Microelectronics Corp. | Manufacturing method and structure of non-volatile memory |
CN103050444B (en) * | 2011-10-13 | 2015-09-16 | 旺宏电子股份有限公司 | Non-volatility memory and manufacture method thereof |
US8837220B2 (en) * | 2013-01-15 | 2014-09-16 | United Microelectronics Corp. | Nonvolatile memory and manipulating method thereof |
US9287278B2 (en) * | 2013-03-01 | 2016-03-15 | Microsemi SoC Corporation | Non-volatile push-pull non-volatile memory cell having reduced operation disturb and process for manufacturing same |
CN104422865B (en) * | 2013-08-22 | 2017-06-20 | 上海东软载波微电子有限公司 | Wafer scale one-off programming OTP chip detecting methods and device |
US9136276B1 (en) | 2014-04-18 | 2015-09-15 | United Microelectronics Corp. | Memory cell structure and method for forming the same |
US20160020143A1 (en) * | 2014-07-17 | 2016-01-21 | Macronix International Co., Ltd. | Semiconductor Devices and Fabrication Methods With Reduced Topology And Reduced Word Line Stringer Residual Material |
US9608066B1 (en) * | 2015-09-29 | 2017-03-28 | International Business Machines Corporation | High-K spacer for extension-free CMOS devices with high mobility channel materials |
US9805806B2 (en) * | 2015-10-16 | 2017-10-31 | Ememory Technology Inc. | Non-volatile memory cell and method of operating the same |
US10270451B2 (en) | 2015-12-17 | 2019-04-23 | Microsemi SoC Corporation | Low leakage ReRAM FPGA configuration cell |
CN107293594B (en) * | 2016-04-01 | 2020-05-01 | 中芯国际集成电路制造(天津)有限公司 | Metal floating gate MTP device and preparation method thereof |
US10147485B2 (en) | 2016-09-29 | 2018-12-04 | Microsemi Soc Corp. | Circuits and methods for preventing over-programming of ReRAM-based memory cells |
WO2018106450A1 (en) | 2016-12-09 | 2018-06-14 | Microsemi Soc Corp. | Resistive random access memory cell |
CN107256721B (en) * | 2017-07-28 | 2023-06-02 | 深圳市航顺芯片技术研发有限公司 | Multi-time erasable single-layer polycrystalline silicon nonvolatile memory and storage method thereof |
CN111033624B (en) | 2017-08-11 | 2023-10-03 | 美高森美SoC公司 | Circuit and method for programming a resistive random access memory device |
CN110739313B (en) * | 2018-07-19 | 2022-07-19 | 合肥晶合集成电路股份有限公司 | Nonvolatile memory unit, nonvolatile memory array and preparation method |
US11877456B2 (en) | 2020-09-15 | 2024-01-16 | Ememory Technology Inc. | Memory cell of non-volatile memory |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5216268A (en) * | 1991-09-23 | 1993-06-01 | Integrated Silicon Solution, Inc. | Full-featured EEPROM |
US5761126A (en) * | 1997-02-07 | 1998-06-02 | National Semiconductor Corporation | Single-poly EPROM cell that utilizes a reduced programming voltage to program the cell |
US6025625A (en) * | 1999-02-25 | 2000-02-15 | Worldwide Semiconductor Manufacturing Corporation | Single-poly EEPROM cell structure operations and array architecture |
US20020153555A1 (en) * | 2000-08-01 | 2002-10-24 | Hitachi, Ltd. | Nonvolatile semiconductor memory |
US6816414B1 (en) * | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US6862251B2 (en) * | 2003-05-20 | 2005-03-01 | Sharp Kabushiki Kaisha | Semiconductor memory device |
US6914813B2 (en) * | 1996-02-23 | 2005-07-05 | Micron Technology Inc. | Segmented non-volatile memory array with multiple sources having improved source line decode circuitry |
US6922363B2 (en) * | 2003-08-04 | 2005-07-26 | Ememory Technology Inc. | Method for operating a NOR-array memory module composed of P-type memory cells |
US6930002B1 (en) * | 2004-04-29 | 2005-08-16 | United Microelectronics Corp. | Method for programming single-poly EPROM at low operation voltages |
US6972997B2 (en) * | 2002-12-26 | 2005-12-06 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US6982906B2 (en) * | 2003-05-09 | 2006-01-03 | Sharp Kabushiki Kaisha | Electrically programmable and electrically erasable semiconductor memory device |
US7006378B1 (en) * | 2002-12-23 | 2006-02-28 | Halo Lsi, Inc. | Array architecture and operation methods for a nonvolatile memory |
US20060289925A1 (en) * | 2005-06-27 | 2006-12-28 | Wei-Zhe Wong | Non-volatile memory, manufacturing method and operating method thereof |
US20070042544A1 (en) * | 2005-08-16 | 2007-02-22 | Macronix International Co., Ltd. | Low-k spacer structure for flash memory |
US20070108508A1 (en) * | 2005-11-17 | 2007-05-17 | Chrong-Jung Lin | Single-poly non-volatile memory device |
US20070108507A1 (en) * | 2005-11-17 | 2007-05-17 | Ememory Technology Inc. | Non-volatile memory |
US20070278556A1 (en) * | 2006-05-30 | 2007-12-06 | Ya-Chin King | Two bits non volatile memory cells and method of operating the same |
US20070297224A1 (en) * | 2006-06-27 | 2007-12-27 | Ya-Chin King | MOS based nonvolatile memory cell and method of operating the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5930002A (en) * | 1996-05-16 | 1999-07-27 | Konica Corporation | Image forming apparatus having a single-body image forming drum unit |
JP4923321B2 (en) * | 2000-09-12 | 2012-04-25 | ソニー株式会社 | Method of operating nonvolatile semiconductor memory device |
US6555865B2 (en) * | 2001-07-10 | 2003-04-29 | Samsung Electronics Co. Ltd. | Nonvolatile semiconductor memory device with a multi-layer sidewall spacer structure and method for manufacturing the same |
US7026692B1 (en) * | 2003-11-12 | 2006-04-11 | Xilinx, Inc. | Low voltage non-volatile memory transistor |
US6885072B1 (en) * | 2003-11-18 | 2005-04-26 | Applied Intellectual Properties Co., Ltd. | Nonvolatile memory with undercut trapping structure |
US7227234B2 (en) * | 2004-12-14 | 2007-06-05 | Tower Semiconductor Ltd. | Embedded non-volatile memory cell with charge-trapping sidewall spacers |
-
2006
- 2006-01-03 TW TW095100230A patent/TWI287868B/en active
- 2006-01-06 TW TW095100665A patent/TWI292622B/en active
- 2006-03-10 TW TW095108181A patent/TWI299866B/en not_active IP Right Cessation
- 2006-03-24 US US11/277,365 patent/US20070109860A1/en not_active Abandoned
- 2006-03-24 US US11/277,364 patent/US20070108508A1/en not_active Abandoned
- 2006-04-28 US US11/380,662 patent/US20070109872A1/en not_active Abandoned
- 2006-08-28 CN CNA2006101216827A patent/CN1967871A/en active Pending
- 2006-08-31 CN CNA2006101280024A patent/CN1967878A/en active Pending
- 2006-10-30 CN CNA2006101425540A patent/CN1967879A/en active Pending
-
2008
- 2008-05-22 US US12/125,912 patent/US7551494B2/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5216268A (en) * | 1991-09-23 | 1993-06-01 | Integrated Silicon Solution, Inc. | Full-featured EEPROM |
US6914813B2 (en) * | 1996-02-23 | 2005-07-05 | Micron Technology Inc. | Segmented non-volatile memory array with multiple sources having improved source line decode circuitry |
US5761126A (en) * | 1997-02-07 | 1998-06-02 | National Semiconductor Corporation | Single-poly EPROM cell that utilizes a reduced programming voltage to program the cell |
US6025625A (en) * | 1999-02-25 | 2000-02-15 | Worldwide Semiconductor Manufacturing Corporation | Single-poly EEPROM cell structure operations and array architecture |
US20020153555A1 (en) * | 2000-08-01 | 2002-10-24 | Hitachi, Ltd. | Nonvolatile semiconductor memory |
US7006378B1 (en) * | 2002-12-23 | 2006-02-28 | Halo Lsi, Inc. | Array architecture and operation methods for a nonvolatile memory |
US6972997B2 (en) * | 2002-12-26 | 2005-12-06 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US6982906B2 (en) * | 2003-05-09 | 2006-01-03 | Sharp Kabushiki Kaisha | Electrically programmable and electrically erasable semiconductor memory device |
US6862251B2 (en) * | 2003-05-20 | 2005-03-01 | Sharp Kabushiki Kaisha | Semiconductor memory device |
US6816414B1 (en) * | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US6922363B2 (en) * | 2003-08-04 | 2005-07-26 | Ememory Technology Inc. | Method for operating a NOR-array memory module composed of P-type memory cells |
US6930002B1 (en) * | 2004-04-29 | 2005-08-16 | United Microelectronics Corp. | Method for programming single-poly EPROM at low operation voltages |
US20060289925A1 (en) * | 2005-06-27 | 2006-12-28 | Wei-Zhe Wong | Non-volatile memory, manufacturing method and operating method thereof |
US20070042544A1 (en) * | 2005-08-16 | 2007-02-22 | Macronix International Co., Ltd. | Low-k spacer structure for flash memory |
US20070108508A1 (en) * | 2005-11-17 | 2007-05-17 | Chrong-Jung Lin | Single-poly non-volatile memory device |
US20070108507A1 (en) * | 2005-11-17 | 2007-05-17 | Ememory Technology Inc. | Non-volatile memory |
US20070278556A1 (en) * | 2006-05-30 | 2007-12-06 | Ya-Chin King | Two bits non volatile memory cells and method of operating the same |
US20070297224A1 (en) * | 2006-06-27 | 2007-12-27 | Ya-Chin King | MOS based nonvolatile memory cell and method of operating the same |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7551494B2 (en) | 2005-11-17 | 2009-06-23 | Ememory Technology Inc. | Single-poly non-volatile memory device and its operation method |
US20070109860A1 (en) * | 2005-11-17 | 2007-05-17 | Chrong-Jung Lin | Single-poly non-volatile memory device and its operation method |
US20080293199A1 (en) * | 2005-11-17 | 2008-11-27 | Chrong-Jung Lin | Single-poly non-volatile memory device and its operation method |
US7839696B2 (en) | 2006-05-05 | 2010-11-23 | Macronix International Co., Ltd. | Method of programming and erasing a p-channel BE-SONOS NAND flash memory |
US20090141555A1 (en) * | 2006-05-05 | 2009-06-04 | Macronix International Co., Ltd. | Method of programming and erasing a p-channel be-sonos nand flash memory |
US7512016B2 (en) * | 2006-05-05 | 2009-03-31 | Macronix International Co., Ltd. | Method of programming and erasing a p-channel be-SONOS NAND flash memory |
US20080212375A1 (en) * | 2006-05-05 | 2008-09-04 | Macronix International Co., Ltd. | Method of programming and erasing a p-channel be-sonos nand flash memory |
WO2015004511A3 (en) * | 2013-03-22 | 2016-02-04 | スパンションLlc | Semiconductor device and erasing method thereof |
US10991707B2 (en) | 2018-01-26 | 2021-04-27 | United Semiconductor Japan Co., Ltd. | Semiconductor device and method for fabricating semiconductor device |
US10741699B2 (en) | 2018-05-25 | 2020-08-11 | United Semiconductor Japan Co., Ltd. | Semiconductor device |
US20210328009A1 (en) * | 2020-04-17 | 2021-10-21 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with air-void in spacer |
US11404537B2 (en) * | 2020-04-17 | 2022-08-02 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with air-void in spacer |
US20220352307A1 (en) * | 2020-04-17 | 2022-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with air-void in spacer |
Also Published As
Publication number | Publication date |
---|---|
TWI292622B (en) | 2008-01-11 |
TW200721162A (en) | 2007-06-01 |
TWI287868B (en) | 2007-10-01 |
CN1967871A (en) | 2007-05-23 |
US20080293199A1 (en) | 2008-11-27 |
TW200721461A (en) | 2007-06-01 |
CN1967879A (en) | 2007-05-23 |
CN1967878A (en) | 2007-05-23 |
US7551494B2 (en) | 2009-06-23 |
US20070108508A1 (en) | 2007-05-17 |
TW200721462A (en) | 2007-06-01 |
TWI299866B (en) | 2008-08-11 |
US20070109860A1 (en) | 2007-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7551494B2 (en) | Single-poly non-volatile memory device and its operation method | |
US7447082B2 (en) | Method for operating single-poly non-volatile memory device | |
US7417897B2 (en) | Method for reading a single-poly single-transistor non-volatile memory cell | |
US8373167B2 (en) | RFID tag having non-volatile memory device having floating-gate FETs with different source-gate and drain-gate border lengths | |
US8466505B2 (en) | Multi-level flash memory cell capable of fast programming | |
US6841821B2 (en) | Non-volatile memory cell fabricated with slight modification to a conventional logic process and methods of operating same | |
US20150091080A1 (en) | Method of forming and structure of a non-volatile memory cell | |
KR100219331B1 (en) | Non-volatile semiconductor memory device and method for eraser and production thereof | |
US7394702B2 (en) | Methods for erasing and programming memory devices | |
US7960792B2 (en) | Non-volatile memory with a stable threshold voltage on SOI substrate | |
US8264030B2 (en) | Flash memory device and manufacturing method of the same | |
US20080310237A1 (en) | CMOS Compatible Single-Poly Non-Volatile Memory | |
US6441443B1 (en) | Embedded type flash memory structure and method for operating the same | |
US6801456B1 (en) | Method for programming, erasing and reading a flash memory cell | |
US20100039868A1 (en) | Low voltage, low power single poly EEPROM | |
TW201301485A (en) | Non-volatile semiconductor memory cell with dual functions | |
US7894257B1 (en) | Low voltage low cost non-volatile memory | |
US7713795B2 (en) | Flash memory device with single-poly structure and method for manufacturing the same | |
US6163482A (en) | One transistor EEPROM cell using ferro-electric spacer | |
EP0974147A1 (en) | Electrically erasable nonvolatile memory | |
US20110101440A1 (en) | Two pfet soi memory cells | |
Van Schaijk et al. | Low voltage and low power embedded 2T-SONOS flash memories improved by using P-type devices and high-K materials | |
US20080080245A1 (en) | P-channel memory and operating method thereof | |
US7106629B2 (en) | Split-gate P-channel flash memory cell with programming by band-to-band hot electron method | |
US20060011967A1 (en) | Split gate memory structure and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: EMEMORY TECHNOLOGY INC.,TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHRONG-JUNG;CHEN, HSIN-MING;SHEN, SHIH-JYE;AND OTHERS;REEL/FRAME:017541/0853 Effective date: 20051202 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |