US20070111442A1 - Method of making a multi-bit nanocrystal memory - Google Patents
Method of making a multi-bit nanocrystal memory Download PDFInfo
- Publication number
- US20070111442A1 US20070111442A1 US11/622,774 US62277407A US2007111442A1 US 20070111442 A1 US20070111442 A1 US 20070111442A1 US 62277407 A US62277407 A US 62277407A US 2007111442 A1 US2007111442 A1 US 2007111442A1
- Authority
- US
- United States
- Prior art keywords
- layer
- nanocrystal
- forming
- memory cell
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002159 nanocrystal Substances 0.000 title claims abstract description 90
- 230000015654 memory Effects 0.000 title claims abstract description 54
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 22
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 56
- 229920005591 polysilicon Polymers 0.000 claims abstract description 56
- 238000000034 method Methods 0.000 claims description 37
- 230000008569 process Effects 0.000 claims description 26
- 239000000758 substrate Substances 0.000 claims description 24
- 230000009977 dual effect Effects 0.000 claims description 13
- 150000004767 nitrides Chemical class 0.000 claims description 13
- 238000000206 photolithography Methods 0.000 claims description 9
- 230000003287 optical effect Effects 0.000 claims description 5
- 238000000151 deposition Methods 0.000 abstract 1
- 230000008021 deposition Effects 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000003860 storage Methods 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000005641 tunneling Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 1
- 229910008062 Si-SiO2 Inorganic materials 0.000 description 1
- 229910008310 Si—Ge Inorganic materials 0.000 description 1
- 229910006403 Si—SiO2 Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 239000000443 aerosol Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42332—Gate electrodes for transistors with a floating gate with the floating gate formed by two or more non connected parts, e.g. multi-particles flating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
- G11C16/0458—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates comprising two or more independent floating gates which store independent data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
- G11C2216/02—Structural aspects of erasable programmable read-only memories
- G11C2216/06—Floating gate cells in which the floating gate consists of multiple isolated silicon islands, e.g. nanocrystals
Definitions
- the invention relates to non-volatile memory transistor construction, and, more specifically, to a manufacturing method for a transistor employing nanocrystals.
- Non-volatile memory designs continue to improve with technological advancements.
- Floating gate and MONOS metal/polysilicon oxide nitride oxide silicon
- MONOS metal/polysilicon oxide nitride oxide silicon
- charge is stored on to a floating gate, by either Fowler-Nordheim tunneling or by source side injection.
- the cell operation is governed by electron charge storage on an electrically isolated floating gate.
- the amount of charge stored modulates the memory cell's transistor characteristic. Because the only electrical connection to the floating gate is through capacitors, the memory cell can be thought of as a linear capacitor network with an attached N-channel transistor. Any charge present on the floating gate is retained due to the inherent Si-SiO 2 energy barrier height, leading to the non-volatile nature of the memory cell.
- MONOS memory cells in comparison to standard floating gate cells, may have faster program times and higher densities.
- a source side electron injection approach is faster and may require lower voltages than electron tunneling methods used for a standard floating gate design.
- U.S. Pat. No. 6,686,632 to Ogura et al. describes a dual bit MONOS memory having a twin cell structure. The cell structure is realized by placing sidewall control gates over a composite of oxide nitride oxide (ONO). Both sides of a word gate and control gates are formed using a disposable sidewall process. During construction of this device, a sidewall spacer is required for the word gate to accommodate the ONO and source side injection structure.
- Nanocrystal memories have been utilized to enhance the performance of memory cell devices to improve the work function.
- charge is not stored on a continuous floating gate layer. Instead, a large number of discrete mutually isolated nanocrystals are contained on a semiconductor layer.
- Nanocrystals may be employed in storing small amounts of electrical charge, even being able to store a single, or a small number, of atoms. In theory, smaller transistors may be made because structures containing nanocrystal charge storage “dots” might be made exceedingly small.
- U.S. Pat. No. 6,165,842 to Shin et al. describes a method for fabricating a nonvolatile memory device using crystal dots.
- a tunneling dielectric, a thin amorphous silicon film, a polysilicon layer having nanocrystals, a dielectric layer, and a polysilicon film are formed.
- the method develops a nonvolatile memory cell gate structure having dimensions limited by the resolution of optics or photoresist materials used in photolithography and must develop a multitude of layers to support and construct a nanocrystal layer.
- the present invention is a manufacturing method for an improved memory cell device employing nanocrystals to reduce an overall size of each memory cell gate, and therefore reduce the overall integrated circuit or die size of a memory circuit.
- a nanocrystal layer is used in the construction of a dual bit non-volatile memory structure.
- a plurality of trenches are developed to reduce the gate area or each memory cell which uses a nanocrystal charge storage region. Charge is transferred through a thin tunneling barrier to the nanocrystals.
- the method forms a memory cell gate using a plurality of offset trenches to expose and remove a portion of a nanocrystal layer to develop a nanocrystal gate area having at least one dimension that is smaller than current photolithography resolution limits.
- FIG. 1A is a cross section of an exemplary beginning structure of a substrate with a nanocrystal stack, and a first polysilicon layer formed above it. Also shown are a formed oxide layer, nitride layer, oxide layer and a patterned photoresist mask.
- FIG. 1B is an enlarged cross section al area of the nanocrystal stack of FIG. 1A , comprised of a tunnel oxide layer, a nanocrystal layer, and a control oxide layer.
- FIG. 2 is a cross section of FIG. 1A after a portion of the oxide nitride oxide have been removed and the patterned photoresist mask has been removed.
- FIG. 3 is a cross section of FIG. 2 after a fifth oxide has been formed on the sidewalls of oxide mesa structures.
- FIG. 4 is a cross section of FIG. 3 after an exposed portion of the first polysilicon layer has been selectively removed.
- FIG. 5 is a cross section of FIG. 4 after a first dopant has been formed in the underlying substrate.
- FIG. 6 is a cross section of FIG. 5 after a portion of the nanocrystal stack has been selectively removed and a second dopant has been selectively formed in the exposed substrate.
- FIG. 7 is a cross section of FIG. 6 after a sixth oxide has been formed over the dopant area and mesa structures.
- FIG. 8 is a cross section of FIG. 7 after a portion of the sixth oxide has been selectively removed and a third dopant has been selectively formed in the exposed substrate.
- FIG. 9 is a cross section of FIG. 8 after a second polysilicon layer has been formed.
- FIG. 10 is a cross section of FIG. 9 after a portion of the second polysilicon layer has been selectively removed.
- FIG. 11 is a cross section of FIG. 10 after a fifth oxide layer has been formed.
- FIG. 12 is a cross section of FIG. 11 after a portion of the seventh oxide layer has been selectively removed.
- FIG. 13 is a cross section of FIG. 12 after the nitride structure has been removed.
- FIG. 14 is a cross section of FIG. 13 after a portion of the remaining oxide layers and a portion of the second polysilicon layer have been selectively removed.
- FIG. 15 is a cross section of FIG. 14 after an eighth oxide layer has been deposited.
- FIG. 16 is a cross section of FIG. 15 after a portion of the eighth oxide layer and the nanocrystal stack has been removed.
- FIG. 17 is a cross section of FIG. 16 after a word line gate oxide has been formed above the exposed substrate.
- FIG. 18 is a cross section of FIG. 17 after a third polysilicon layer has been deposited.
- FIG. 19 is a cross section of FIG. 18 after a portion of the third polysilicon layer and top oxide have been removed.
- FIG. 20 is a cross section of the memory cell structures indicating various memory cell structure elements.
- FIG. 21 is a circuit diagram of a dual memory cell as shown in FIG. 20 .
- nanocrystals in a nanocrystal memory gate can control the channel conductivity of a memory cell. Each nanocrystal individually stores a small number of electrons.
- One of the advantages of a nanocrystal charge storage gate is an ability to use thinner tunnel oxides and shorter channel lengths and therefore, a smaller cell area may be developed.
- the stored charge (electrons) in a nanocrystal charge storage gate may be directed to a specific area within the storage gate area and can be configured to store a single logic state (bit) or multiple logic states (bits) within a given cell.
- a substrate 10 having a p-well or p-type substrate material is used.
- the p-well is developed by doping a surface of the substrate with, for example, boron.
- a nanocrystal stack 20 is formed above the substrate 10 .
- the nanocrystal stack 20 FIG. 1B , is composed of a thin tunnel oxide layer 21 (a first oxide), a thin nanocrystal layer 22 , and a thin control oxide layer 23 (a second oxide).
- the nanocrystal stack 20 will have an average thickness of approximately 120-180 Angstroms.
- the tunnel oxide layer 21 may generally have a thickness of 20-50 Angstroms; the nanocrystal layer 22 may generally have a thickness of 20-60 Angstroms; and the control oxide layer 23 may generally have a thickness of 60-100 Angstroms.
- the nanocrystals may be comprised of any material such as a silicon, germanium, Si-Ge, or metal, and the nanocrystal layer will typically have an approximate 50% to 75% area coverage of nanocrystals. In a specific embodiment, the nanocrystal area coverage will be approximately 60%.
- the nanocrystal layer 22 may be fabricated by various techniques including chemical vapor deposition, low energy implantation, or by aerosol formation.
- a first polysilicon layer 30 is formed over the nanocrystal stack 20 (tunnel oxide 21 , nanocrystal 22 , and control oxide 23 layers).
- a third oxide layer 40 , a nitride layer 41 , and a fourth oxide layer 42 are formed above the first polysilicon layer 30 .
- a portion of the fourth oxide layer 42 , nitride layer 41 , and third oxide layer 40 are then selectively removed for example, using a patterned photoresist mask 50 and an etch process.
- a sacrificial mesa (or island) structure 51 remains, composed of portions of the third oxide layer 40 , nitride layer 41 , and the fourth oxide 42 .
- a fifth oxide layer 43 is formed over the exposed edges or sidewalls of the sacrificial mesa structure 51 , for example using a chemical vapor deposition of oxide followed by, for example patterning and an anisotropic etch process, leaving a fifth oxide layer 43 on both sides of the sacrificial mesa structure 51 and over the top portion of the mesa structure, depending upon the deposition process used.
- the fifth oxide layer 43 will be used as a hard mask during a subsequent removal or etch process.
- a portion of the underlying first polysilicon layer 30 is removed, for example by a selective etch process. The removal or etch process selectively removes a portion of the first polysilicon layer 30 and forms a first trench 52 in the first polysilicon layer 30 as shown in FIG. 4 .
- a first n-type doped area 54 is formed in the substrate 10 , for example by high angle tilt ion implantation, approximately near the bottom of the first trench 52 or approximately in an area where the nanocrystal stack 20 is exposed.
- the mesa structure 51 and the first trench 52 will be used as a self-aligning mask and may affect the shape and depth of the first doped area 54 under the nanocrystal stack 20 .
- the first doped area 54 extends partially under the remaining first polysilicon layer 30 and nanocrystal stack 20 .
- the exposed portion of the nanocrystal stack 20 in the first trench 52 is removed.
- an underlying portion of the substrate 10 may be over-etched to form a depression in the first doped area 54 .
- a second doped area 55 is formed in the area proximate to the first doped area 54 .
- a sixth oxide layer 44 is formed over the previously described structures and subsequently etched to expose the second doped area 55 approximately at the bottom of the first trench 52 .
- a third doped area 56 is then formed in the substrate 10 near the bottom of the first trench 52 as shown in FIG. 8 .
- a second polysilicon layer 31 is then formed over the doped areas 54 , 55 , 56 of the substrate 10 and mesa structures 51 , filling the first trench 52 .
- an upper portion of the second polysilicon layer 31 is then selectively removed, leaving a portion of the first trench 52 filled with a portion of the second polysilicon layer 31 as shown in FIG. 10 .
- a seventh oxide layer 45 is formed, such as a TEOS oxide layer, covering the above described structures and features. A portion of the seventh oxide layer 45 is subsequently removed.
- a CMP (chemical mechanical planarization) step may be performed to remove a portion of the seventh oxide 45 .
- An exemplary CMP step may also be performed to remove a portion of the seventh oxide layer 45 .
- a portion of the nitride layer 41 under the seventh oxide layer has been exposed as shown in FIG. 12 .
- the remaining portion of the nitride layer 41 feature is removed, for example by using a high selectivity wet etch technique. Removal of the remaining nitride layer 41 provides breaks 46 in the remaining oxide layer 47 .
- a portion of the remaining oxide layer 47 is removed, and a portion of the first polysilicon layer 30 is also removed, forming second trenches 57 in the first polysilicon layer 30 .
- the second trench is offset from the first trench location by a distance that is smaller than a photolithography resolution limit in an optical process.
- the underlying control oxide 23 (see FIG. 1B ) in the nanocrystal stack 20 may be used as an etch stop for the polysilicon etch.
- an eighth oxide 48 is formed over the sidewalls of the remaining first polysilicon layer, and the control oxide layer 23 of the nanocrystal stack 20 .
- the eighth oxide 48 may be formed by a chemical vapor deposition process.
- the eighth oxide 48 at the bottom of the second trench is selectively removed. The removal process also removes a portion of the thin control oxide layer 23 in the nanocrystal stack 20 , for example using an etch process, to expose the nanocrystal layer 22 .
- the exposed portion of the nanocrystal layer 22 is removed to expose the underlying tunnel oxide 21 and, the exposed tunnel oxide 21 is also removed.
- a gate structure 24 for a nonvolatile memory cell has now been formed.
- Using a nanocrystal gate structure provides an advantage or using thinner tunnel oxides without sacrificing breakdown and leakage parameters, allowing lower operating voltages and/or increasing operating speed.
- hot carriers are injected into the nanocrystal layer 22 ( FIG. 1B )
- Using nanocrystals within the gate structure 24 also allows the use of shorter channel lengths and therefore smaller cell sizes.
- removing portions of the nanocrystal stack 20 using a two-trench approach allows a nanocrystal gate structure to be built having dimensions that are smaller compared to developing a gate directly from a photoresist mask using, a standard photolithography process.
- Applying a two-trench formation method provides a process to build smaller structures and to reap the technological advantages and improvements that nanocrystal containing structures have to offer.
- a cleaning operation may be performed to prepare the wafer surface for a subsequent oxidation step.
- a gate oxidation step forms a word line gate structure 25 .
- a third polysilicon layer 32 is formed, filling the second trenches 57 .
- the third polysilicon layer 32 will provide a conductive path for a conventional word line control device.
- a portion of the third polysilicon layer 32 and an upper portion of the remaining oxide layer 48 is then removed, exposing remaining portions of the first polysilicon layer 30 and the second polysilicon layer 31 .
- a chemical mechanical planarization step may be performed, and a cleaning process may be used to prepare the wafer surface for forming additional polysilicon or metal interconnections.
- the exposed portions of the first 30 , second 31 , and third 32 polysilicon layers provide conductive paths to the underlying structures.
- the exposed polysilicon 30 , 31 , 32 will be further developed or coupled to interconnections including a word line, bit line, and/or control gate line.
- a variety of subsequent processes may be performed to form the conductive interconnections to produce an integrated circuit memory chip.
- FIG. 21 A basic non-volatile dual memory cell structure of FIG. 20 (without interconnections), is schematically represented in FIG. 21 .
- Two memory cells 70 , 71 are serially coupled by a word line device 72 having gate portions 62 and 67 .
- Each memory cell 70 , 71 is also coupled to a conductive control gate line 60 , 61 and a bit line 64 , 68 .
- the drain and source of each memory cell 70 , 71 having a nanocrystal area 65 , 66 to store electrons, provide the functions for a dual non-volatile memory cell structure.
Abstract
A manufacturing method for an improved memory cell having a pair of non-volatile memory transistors with each transistor using a nanocrystal gate structure, the transistor pair constructed between a pair of bit line polysilicon depositions. Between the pair of non-volatile memory transistors, a word line device is interposed, allowing serial linkage of the pair of non-volatile memory transistors.
Description
- This is a divisional application of pending U.S. patent application Ser. No. 11/001,936 filed Dec. 2, 2004.
- The invention relates to non-volatile memory transistor construction, and, more specifically, to a manufacturing method for a transistor employing nanocrystals.
- Non-volatile memory designs continue to improve with technological advancements. Floating gate and MONOS (metal/polysilicon oxide nitride oxide silicon) are types of non-volatile memories. In conventional floating gate structures, charge is stored on to a floating gate, by either Fowler-Nordheim tunneling or by source side injection. The cell operation is governed by electron charge storage on an electrically isolated floating gate. The amount of charge stored modulates the memory cell's transistor characteristic. Because the only electrical connection to the floating gate is through capacitors, the memory cell can be thought of as a linear capacitor network with an attached N-channel transistor. Any charge present on the floating gate is retained due to the inherent Si-SiO2 energy barrier height, leading to the non-volatile nature of the memory cell.
- MONOS memory cells, in comparison to standard floating gate cells, may have faster program times and higher densities. In MONOS memory cells using sidewall spacer structures, a source side electron injection approach is faster and may require lower voltages than electron tunneling methods used for a standard floating gate design. U.S. Pat. No. 6,686,632, to Ogura et al. describes a dual bit MONOS memory having a twin cell structure. The cell structure is realized by placing sidewall control gates over a composite of oxide nitride oxide (ONO). Both sides of a word gate and control gates are formed using a disposable sidewall process. During construction of this device, a sidewall spacer is required for the word gate to accommodate the ONO and source side injection structure.
- Newer processes that may be used in non-volatile memory designs also continue to be developed. For example, metal nanocrystal memories have been utilized to enhance the performance of memory cell devices to improve the work function. In a nanocrystal non-volatile storage device, charge is not stored on a continuous floating gate layer. Instead, a large number of discrete mutually isolated nanocrystals are contained on a semiconductor layer. Nanocrystals may be employed in storing small amounts of electrical charge, even being able to store a single, or a small number, of atoms. In theory, smaller transistors may be made because structures containing nanocrystal charge storage “dots” might be made exceedingly small.
- A downside to using nanocrystals has been high power consumption due to refresh requirements, short retention time, and high capacitance. U.S. Pat. No. 6,165,842, to Shin et al. describes a method for fabricating a nonvolatile memory device using crystal dots. A tunneling dielectric, a thin amorphous silicon film, a polysilicon layer having nanocrystals, a dielectric layer, and a polysilicon film are formed. The method develops a nonvolatile memory cell gate structure having dimensions limited by the resolution of optics or photoresist materials used in photolithography and must develop a multitude of layers to support and construct a nanocrystal layer.
- Such devices are therefore difficult to manufacture because nanocrystals are many times smaller than photolithography resolution limits currently used in manufacturing integrated circuits.
- The present invention is a manufacturing method for an improved memory cell device employing nanocrystals to reduce an overall size of each memory cell gate, and therefore reduce the overall integrated circuit or die size of a memory circuit. In accordance with the present invention, a nanocrystal layer is used in the construction of a dual bit non-volatile memory structure. A plurality of trenches are developed to reduce the gate area or each memory cell which uses a nanocrystal charge storage region. Charge is transferred through a thin tunneling barrier to the nanocrystals. The method forms a memory cell gate using a plurality of offset trenches to expose and remove a portion of a nanocrystal layer to develop a nanocrystal gate area having at least one dimension that is smaller than current photolithography resolution limits.
-
FIG. 1A is a cross section of an exemplary beginning structure of a substrate with a nanocrystal stack, and a first polysilicon layer formed above it. Also shown are a formed oxide layer, nitride layer, oxide layer and a patterned photoresist mask. -
FIG. 1B is an enlarged cross section al area of the nanocrystal stack ofFIG. 1A , comprised of a tunnel oxide layer, a nanocrystal layer, and a control oxide layer. -
FIG. 2 is a cross section ofFIG. 1A after a portion of the oxide nitride oxide have been removed and the patterned photoresist mask has been removed. -
FIG. 3 is a cross section ofFIG. 2 after a fifth oxide has been formed on the sidewalls of oxide mesa structures. -
FIG. 4 is a cross section ofFIG. 3 after an exposed portion of the first polysilicon layer has been selectively removed. -
FIG. 5 is a cross section ofFIG. 4 after a first dopant has been formed in the underlying substrate. -
FIG. 6 is a cross section ofFIG. 5 after a portion of the nanocrystal stack has been selectively removed and a second dopant has been selectively formed in the exposed substrate. -
FIG. 7 is a cross section ofFIG. 6 after a sixth oxide has been formed over the dopant area and mesa structures. -
FIG. 8 is a cross section ofFIG. 7 after a portion of the sixth oxide has been selectively removed and a third dopant has been selectively formed in the exposed substrate. -
FIG. 9 is a cross section ofFIG. 8 after a second polysilicon layer has been formed. -
FIG. 10 is a cross section ofFIG. 9 after a portion of the second polysilicon layer has been selectively removed. -
FIG. 11 is a cross section ofFIG. 10 after a fifth oxide layer has been formed. -
FIG. 12 is a cross section ofFIG. 11 after a portion of the seventh oxide layer has been selectively removed. -
FIG. 13 is a cross section ofFIG. 12 after the nitride structure has been removed. -
FIG. 14 is a cross section ofFIG. 13 after a portion of the remaining oxide layers and a portion of the second polysilicon layer have been selectively removed. -
FIG. 15 is a cross section ofFIG. 14 after an eighth oxide layer has been deposited. -
FIG. 16 is a cross section ofFIG. 15 after a portion of the eighth oxide layer and the nanocrystal stack has been removed. -
FIG. 17 is a cross section ofFIG. 16 after a word line gate oxide has been formed above the exposed substrate. -
FIG. 18 is a cross section ofFIG. 17 after a third polysilicon layer has been deposited. -
FIG. 19 is a cross section ofFIG. 18 after a portion of the third polysilicon layer and top oxide have been removed. -
FIG. 20 is a cross section of the memory cell structures indicating various memory cell structure elements. -
FIG. 21 is a circuit diagram of a dual memory cell as shown inFIG. 20 . - Collectively, individual nanocrystals in a nanocrystal memory gate can control the channel conductivity of a memory cell. Each nanocrystal individually stores a small number of electrons. One of the advantages of a nanocrystal charge storage gate is an ability to use thinner tunnel oxides and shorter channel lengths and therefore, a smaller cell area may be developed. In addition, the stored charge (electrons) in a nanocrystal charge storage gate may be directed to a specific area within the storage gate area and can be configured to store a single logic state (bit) or multiple logic states (bits) within a given cell.
- With reference to an exemplary process beginning with
FIG. 1A , asubstrate 10 having a p-well or p-type substrate material is used. The p-well is developed by doping a surface of the substrate with, for example, boron. Ananocrystal stack 20 is formed above thesubstrate 10. Thenanocrystal stack 20,FIG. 1B , is composed of a thin tunnel oxide layer 21 (a first oxide), athin nanocrystal layer 22, and a thin control oxide layer 23 (a second oxide). In a specific embodiment, thenanocrystal stack 20 will have an average thickness of approximately 120-180 Angstroms. Thetunnel oxide layer 21 may generally have a thickness of 20-50 Angstroms; thenanocrystal layer 22 may generally have a thickness of 20-60 Angstroms; and thecontrol oxide layer 23 may generally have a thickness of 60-100 Angstroms. - The nanocrystals may be comprised of any material such as a silicon, germanium, Si-Ge, or metal, and the nanocrystal layer will typically have an approximate 50% to 75% area coverage of nanocrystals. In a specific embodiment, the nanocrystal area coverage will be approximately 60%. The
nanocrystal layer 22 may be fabricated by various techniques including chemical vapor deposition, low energy implantation, or by aerosol formation. - With reference again to
FIG. 1A , in the formation of a memory cell structure, afirst polysilicon layer 30 is formed over the nanocrystal stack 20 (tunnel oxide 21,nanocrystal 22, andcontrol oxide 23 layers). - Above the first polysilicon layer 30 a
third oxide layer 40, anitride layer 41, and afourth oxide layer 42 are formed. Referring toFIG. 2 , a portion of thefourth oxide layer 42,nitride layer 41, andthird oxide layer 40 are then selectively removed for example, using a patternedphotoresist mask 50 and an etch process. After the patternedphotoresist mask 50 is removed, a sacrificial mesa (or island)structure 51 remains, composed of portions of thethird oxide layer 40,nitride layer 41, and thefourth oxide 42. - In reference to
FIG. 3 , a fifth oxide layer 43 is formed over the exposed edges or sidewalls of thesacrificial mesa structure 51, for example using a chemical vapor deposition of oxide followed by, for example patterning and an anisotropic etch process, leaving a fifth oxide layer 43 on both sides of thesacrificial mesa structure 51 and over the top portion of the mesa structure, depending upon the deposition process used. The fifth oxide layer 43 will be used as a hard mask during a subsequent removal or etch process. Next, a portion of the underlyingfirst polysilicon layer 30 is removed, for example by a selective etch process. The removal or etch process selectively removes a portion of thefirst polysilicon layer 30 and forms afirst trench 52 in thefirst polysilicon layer 30 as shown inFIG. 4 . - Next, several steps will be used to develop channel, source, and drain areas for a dual cell memory structure. With reference to
FIG. 5 , a first n-type dopedarea 54 is formed in thesubstrate 10, for example by high angle tilt ion implantation, approximately near the bottom of thefirst trench 52 or approximately in an area where thenanocrystal stack 20 is exposed. Themesa structure 51 and thefirst trench 52 will be used as a self-aligning mask and may affect the shape and depth of the first dopedarea 54 under thenanocrystal stack 20. The first dopedarea 54 extends partially under the remainingfirst polysilicon layer 30 and nanocrystal stack 20. - Next, referring to
FIG. 6 , the exposed portion of the nanocrystal stack 20 in thefirst trench 52 is removed. In an alternative embodiment an underlying portion of thesubstrate 10 may be over-etched to form a depression in the first dopedarea 54. A second dopedarea 55 is formed in the area proximate to the first dopedarea 54. Referring toFIG. 7 , asixth oxide layer 44 is formed over the previously described structures and subsequently etched to expose the second dopedarea 55 approximately at the bottom of thefirst trench 52. A thirddoped area 56 is then formed in thesubstrate 10 near the bottom of thefirst trench 52 as shown inFIG. 8 . - Referring to
FIG. 9 , asecond polysilicon layer 31 is then formed over the dopedareas substrate 10 andmesa structures 51, filling thefirst trench 52. Next, an upper portion of thesecond polysilicon layer 31 is then selectively removed, leaving a portion of thefirst trench 52 filled with a portion of thesecond polysilicon layer 31 as shown inFIG. 10 . Next, referring toFIG. 11 , aseventh oxide layer 45 is formed, such as a TEOS oxide layer, covering the above described structures and features. A portion of theseventh oxide layer 45 is subsequently removed. A CMP (chemical mechanical planarization) step may be performed to remove a portion of theseventh oxide 45. An exemplary CMP step may also be performed to remove a portion of theseventh oxide layer 45. A portion of thenitride layer 41 under the seventh oxide layer has been exposed as shown inFIG. 12 . - Next, with reference to
FIG. 13 , the remaining portion of thenitride layer 41 feature is removed, for example by using a high selectivity wet etch technique. Removal of the remainingnitride layer 41 providesbreaks 46 in the remainingoxide layer 47. Referring to FIG. 14, a portion of the remainingoxide layer 47 is removed, and a portion of thefirst polysilicon layer 30 is also removed, formingsecond trenches 57 in thefirst polysilicon layer 30. In one embodiment, the second trench is offset from the first trench location by a distance that is smaller than a photolithography resolution limit in an optical process. The underlying control oxide 23 (seeFIG. 1B ) in thenanocrystal stack 20 may be used as an etch stop for the polysilicon etch. - Referring to
FIG. 15 , aneighth oxide 48 is formed over the sidewalls of the remaining first polysilicon layer, and thecontrol oxide layer 23 of thenanocrystal stack 20. In one embodiment, theeighth oxide 48 may be formed by a chemical vapor deposition process. Next, with reference toFIG. 16 , theeighth oxide 48 at the bottom of the second trench is selectively removed. The removal process also removes a portion of the thincontrol oxide layer 23 in thenanocrystal stack 20, for example using an etch process, to expose thenanocrystal layer 22. The exposed portion of thenanocrystal layer 22 is removed to expose theunderlying tunnel oxide 21 and, the exposedtunnel oxide 21 is also removed. - With reference to
FIG. 17 , agate structure 24 for a nonvolatile memory cell has now been formed. Using a nanocrystal gate structure provides an advantage or using thinner tunnel oxides without sacrificing breakdown and leakage parameters, allowing lower operating voltages and/or increasing operating speed. When hot carriers are injected into the nanocrystal layer 22 (FIG. 1B ), there is less carrier scattering, in the depleted layer underneath the gate and less energy is required to move carriers into the nanocrystals in thenanocrystal layer 22. Using nanocrystals within thegate structure 24 also allows the use of shorter channel lengths and therefore smaller cell sizes. In the formation process, removing portions of the nanocrystal stack 20 using a two-trench approach allows a nanocrystal gate structure to be built having dimensions that are smaller compared to developing a gate directly from a photoresist mask using, a standard photolithography process. Applying a two-trench formation method provides a process to build smaller structures and to reap the technological advantages and improvements that nanocrystal containing structures have to offer. - Next, a cleaning operation may be performed to prepare the wafer surface for a subsequent oxidation step. With continued reference to
FIG. 17 , a gate oxidation step forms a wordline gate structure 25. InFIG. 18 , after a wordline gate structure 25 has been formed, athird polysilicon layer 32 is formed, filling thesecond trenches 57. Thethird polysilicon layer 32 will provide a conductive path for a conventional word line control device. Referring toFIG. 19 , a portion of thethird polysilicon layer 32 and an upper portion of the remainingoxide layer 48 is then removed, exposing remaining portions of thefirst polysilicon layer 30 and thesecond polysilicon layer 31. For example, a chemical mechanical planarization step may be performed, and a cleaning process may be used to prepare the wafer surface for forming additional polysilicon or metal interconnections. The exposed portions of the first 30, second 31, and third 32 polysilicon layers provide conductive paths to the underlying structures. The exposedpolysilicon - A basic non-volatile dual memory cell structure of
FIG. 20 (without interconnections), is schematically represented inFIG. 21 . Twomemory cells word line device 72 havinggate portions memory cell control gate line bit line memory cell nanocrystal area - Presented in this description is an exemplary structure and fabrication method for a dual multi-bit memory cell. It is to be understood that the above description is intended to be illustrative, and not restrictive. Those of skill in the art will recognize that the invention can be practiced with modification and alteration within the spirit and scope of the appended claims and many other embodiments will be apparent to those of skill in the art upon reading and understanding the above description. The procedures for formation, for example, the formation of shallow trench isolation areas, p-well, and n-well are similar to conventional CMOS processing and, although not shown or described, these processes or structures may be used with the invention described. Other processes such as the formation of oxides, polysilicon layers, or nitride layers may be performed by other processes not described but known to one of skill in the art. Masking processes with exposures, development, and vertical or horizontal etching of layers may be performed by a variety of processes including chemical etching or ion milling. The description is thus to be regarded as illustrative rather than limiting. The scope of the invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which said claims are entitled.
Claims (16)
1. A method of fabricating a nonvolatile memory cell device, the method comprising:
forming a nanocrystal layer over a substrate;
forming a first polysilicon layer over said nanocrystal layer;
removing a first portion of said first polysilicon layer, thereby forming a first trench in said first polysilicon layer;
removing a first portion of said nanocrystal layer, said first portion of said nanocrystal layer substantially within an area circumscribed by said first trench;
removing a second portion of said first polysilicon layer, said second portion offset from said first trench location by a distance less than a photolithography resolution limit in an optical process, thereby forming a second trench in said first polysilicon layer;
removing a second portion of said nanocrystal layer, said second portion of said nanocrystal layer substantially within an area circumscribed by said second trench, thereby forming a nanocrystal gate area having a width that is smaller than a photolithography resolution limit in an optical process; and
forming a plurality of doped areas in said substrates.
2. The method of fabricating the nonvolatile memory cell device of claim 1 wherein said nanocrystal layer has an approximate thickness between 20 Angstroms and 60 Angstroms.
3. The method of fabricating the nonvolatile memory cell device of claim 1 wherein a tunnel oxide layer is formed before forming said nanocrystal layer and a control oxide layer is formed after forming said nanocrystal layer.
4. The method of fabricating the nonvolatile memory cell device of claim 3 wherein an average summed thickness of said tunnel oxide layer, said nanocrystal layer, and said nanocrystal layer is between approximately 120 Angstroms and 180 Angstroms.
5. The method of fabricating the nonvolatile memory cell device of claim 1 wherein the step of forming said plurality of doped areas in said substrate is performed before removing said first portion of said nanocrystal layer.
6. The method of fabricating the nonvolatile memory cell device of claim 1 wherein the step of forming said plurality of doped areas in said substrate is performed after removing said first portion of said nanocrystal layer.
7. The method of fabricating the nonvolatile memory cell device of claim 1 wherein the step of forming said plurality of doped areas in said substrate further comprises forming at least one doped area before removing said first portion of said nanocrystal layer, and forming at least one other doped area in said substrate after removing said first portion of said nanocrystal layer.
8. The method of fabricating the nonvolatile memory cell device of claim 1 wherein a second polysilicon layer is formed filling said first trench in said first polysilicon layer.
9. The method of fabricating the nonvolatile memory cell device of claim 8 wherein a third polysilicon layer is formed filling said second trench in said first polysilicon layer.
10. A method for fabricating a nonvolatile dual memory cell device comprising:
forming a tunnel oxide layer a nanocrystal layer and a control oxide layer sequentially on a face of an underlying substrate thereby forming a nanocrystal stack layer;
forming a first polysilicon layer over said nanocrystal stack layer;
forming an oxide-nitride-oxide stack layer over said first polysilicon layer;
removing a portion of said oxide-nitride-oxide stack layer thereby forming a patterned oxide-nitride-oxide stack layer and exposing a portion of said first polysilicon layer;
removing said exposed portion of said first polysilicon layer, forming a first trench in said first polysilicon layer and exposing a first portion of said nanocrystal stack layer;
forming at least one doped area in said underlying substrate substantially beneath said first trench;
removing said first exposed portion of said nanocrystal stack layer;
forming a second polysilicon layer thereby filling said first trench in said first polysilicon layer;
removing a portion of said second polysilicon layer thereby exposing a sidewall portion of said first trench;
forming an additional oxide layer over said second polysilicon layer and over said exposed sidewall portion of said first trench;
removing a portion of said additional oxide layer using said nitride in said patterned oxide-nitride-oxide stack layer as a stop;
removing a second portion of said additional oxide layer and removing a second portion of said first polysilicon layer, said second portion of said additional oxide layer and said second portion of said first polysilicon layer being offset from said first trench location by a distance less than a photolithography resolution limit in an optical process, thereby forming a second trench in said first polysilicon layer and exposing a second portion of said nanocrystal stack layer; and
removing said exposed second portion of nanocrystal stack layer, said second portion of said nanocrystal layer substantially within an area circumscribed by said second trench thereby forming a nanocrystal gate area having a width that is smaller than a photolithography resolution limit in an optical process.
11. The method of fabricating the nonvolatile memory cell device of claim 10 wherein said nanocrystal layer has an approximate thickness between 20 Angstroms and 60 Angstroms.
12. The method of fabricating the nonvolatile dual memory cell device of claim 10 wherein an average summed thickness of said tunnel oxide layer said nanocrystal layer, and said nanocrystal layer is between approximately 120 Angstroms and 180 Angstroms.
13. The method of fabricating the nonvolatile dual memory cell device of claim 10 wherein the step of forming said at least one doped area in said underlying substrate is performed before removing said first exposed portion of said nanocrystal stack layer.
14. The method of fabricating the nonvolatile dual memory cell device of claim 10 wherein the step of forming said at least one doped area in said underlying substrate is performed after removing said first exposed portion of said nanocrystal stack layer.
15. The method of fabricating the nonvolatile dual memory cell device of claim 10 wherein forming said at least one doped area in said underlying substrate further comprises forming a doped area before removing said first exposed portion of said nanocrystal stack layer and also forming at least one other doped area after removing said first exposed portion of said nanocrystal stack layer.
16. The method of fabricating the nonvolatile dual memory cell device of claim 10 wherein a third polysilicon layer is formed thereby filling said second trench in said first polysilicon layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/622,774 US20070111442A1 (en) | 2004-12-02 | 2007-01-12 | Method of making a multi-bit nanocrystal memory |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/001,936 US7170128B2 (en) | 2004-12-02 | 2004-12-02 | Multi-bit nanocrystal memory |
US11/622,774 US20070111442A1 (en) | 2004-12-02 | 2007-01-12 | Method of making a multi-bit nanocrystal memory |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/001,936 Division US7170128B2 (en) | 2004-12-02 | 2004-12-02 | Multi-bit nanocrystal memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070111442A1 true US20070111442A1 (en) | 2007-05-17 |
Family
ID=36565492
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/001,936 Expired - Fee Related US7170128B2 (en) | 2004-12-02 | 2004-12-02 | Multi-bit nanocrystal memory |
US11/622,774 Abandoned US20070111442A1 (en) | 2004-12-02 | 2007-01-12 | Method of making a multi-bit nanocrystal memory |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/001,936 Expired - Fee Related US7170128B2 (en) | 2004-12-02 | 2004-12-02 | Multi-bit nanocrystal memory |
Country Status (5)
Country | Link |
---|---|
US (2) | US7170128B2 (en) |
EP (1) | EP1820213A4 (en) |
CN (1) | CN101194355A (en) |
TW (1) | TW200629484A (en) |
WO (1) | WO2006060116A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008147710A1 (en) * | 2007-05-23 | 2008-12-04 | Nanosys, Inc. | Gate electrode for a nonvolatile memory cell |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7170128B2 (en) * | 2004-12-02 | 2007-01-30 | Atmel Corporation | Multi-bit nanocrystal memory |
US20090039417A1 (en) * | 2005-02-17 | 2009-02-12 | National University Of Singapore | Nonvolatile Flash Memory Device and Method for Producing Dielectric Oxide Nanodots on Silicon Dioxide |
US8129242B2 (en) * | 2006-05-12 | 2012-03-06 | Macronix International Co., Ltd. | Method of manufacturing a memory device |
TW200812074A (en) * | 2006-07-04 | 2008-03-01 | Nxp Bv | Non-volatile memory and-array |
US8486782B2 (en) | 2006-12-22 | 2013-07-16 | Spansion Llc | Flash memory devices and methods for fabricating the same |
US7687360B2 (en) * | 2006-12-22 | 2010-03-30 | Spansion Llc | Method of forming spaced-apart charge trapping stacks |
US7927987B2 (en) * | 2007-03-27 | 2011-04-19 | Texas Instruments Incorporated | Method of reducing channeling of ion implants using a sacrificial scattering layer |
US7846793B2 (en) * | 2007-10-03 | 2010-12-07 | Applied Materials, Inc. | Plasma surface treatment for SI and metal nanocrystal nucleation |
CN102446726B (en) * | 2010-10-13 | 2013-10-09 | 中芯国际集成电路制造(上海)有限公司 | Method for forming metal gate |
TWI594420B (en) * | 2015-01-13 | 2017-08-01 | Xinnova Tech Ltd | Non-volatile memory components and methods of making the same |
US10319675B2 (en) | 2016-01-13 | 2019-06-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Capacitor embedded with nanocrystals |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4648937A (en) * | 1985-10-30 | 1987-03-10 | International Business Machines Corporation | Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer |
US5278439A (en) * | 1991-08-29 | 1994-01-11 | Ma Yueh Y | Self-aligned dual-bit split gate (DSG) flash EEPROM cell |
US5654917A (en) * | 1995-06-07 | 1997-08-05 | International Business Machines Corporation | Process for making and programming a flash memory array |
US6165842A (en) * | 1998-07-15 | 2000-12-26 | Korea Advanced Institute Science And Technology | Method for fabricating a non-volatile memory device using nano-crystal dots |
US6225201B1 (en) * | 1998-03-09 | 2001-05-01 | Advanced Micro Devices, Inc. | Ultra short transistor channel length dictated by the width of a sidewall spacer |
US20030230234A1 (en) * | 2002-06-14 | 2003-12-18 | Dong-Seok Nam | Method of forming fine patterns of semiconductor device |
US6686632B2 (en) * | 1999-10-25 | 2004-02-03 | New Halo, Inc. | Dual-bit multi-level ballistic MONOS memory |
US6744082B1 (en) * | 2000-05-30 | 2004-06-01 | Micron Technology, Inc. | Static pass transistor logic with transistors with multiple vertical gates |
US20040130941A1 (en) * | 2002-11-26 | 2004-07-08 | Cornell Research Foundation, Inc. | Multibit metal nanocrystal memories and fabrication |
US6816414B1 (en) * | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US6913984B2 (en) * | 2002-12-23 | 2005-07-05 | Samsung Electronics Co., Ltd. | Method of manufacturing memory with nano dots |
US6949788B2 (en) * | 1999-12-17 | 2005-09-27 | Sony Corporation | Nonvolatile semiconductor memory device and method for operating the same |
US7170128B2 (en) * | 2004-12-02 | 2007-01-30 | Atmel Corporation | Multi-bit nanocrystal memory |
-
2004
- 2004-12-02 US US11/001,936 patent/US7170128B2/en not_active Expired - Fee Related
-
2005
- 2005-11-07 CN CNA200580041548XA patent/CN101194355A/en active Pending
- 2005-11-07 WO PCT/US2005/040151 patent/WO2006060116A2/en active Application Filing
- 2005-11-07 EP EP05817129A patent/EP1820213A4/en not_active Withdrawn
- 2005-11-23 TW TW094141115A patent/TW200629484A/en unknown
-
2007
- 2007-01-12 US US11/622,774 patent/US20070111442A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4648937A (en) * | 1985-10-30 | 1987-03-10 | International Business Machines Corporation | Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer |
US5278439A (en) * | 1991-08-29 | 1994-01-11 | Ma Yueh Y | Self-aligned dual-bit split gate (DSG) flash EEPROM cell |
US5654917A (en) * | 1995-06-07 | 1997-08-05 | International Business Machines Corporation | Process for making and programming a flash memory array |
US6225201B1 (en) * | 1998-03-09 | 2001-05-01 | Advanced Micro Devices, Inc. | Ultra short transistor channel length dictated by the width of a sidewall spacer |
US6165842A (en) * | 1998-07-15 | 2000-12-26 | Korea Advanced Institute Science And Technology | Method for fabricating a non-volatile memory device using nano-crystal dots |
US6686632B2 (en) * | 1999-10-25 | 2004-02-03 | New Halo, Inc. | Dual-bit multi-level ballistic MONOS memory |
US6949788B2 (en) * | 1999-12-17 | 2005-09-27 | Sony Corporation | Nonvolatile semiconductor memory device and method for operating the same |
US6744082B1 (en) * | 2000-05-30 | 2004-06-01 | Micron Technology, Inc. | Static pass transistor logic with transistors with multiple vertical gates |
US20030230234A1 (en) * | 2002-06-14 | 2003-12-18 | Dong-Seok Nam | Method of forming fine patterns of semiconductor device |
US20040130941A1 (en) * | 2002-11-26 | 2004-07-08 | Cornell Research Foundation, Inc. | Multibit metal nanocrystal memories and fabrication |
US6913984B2 (en) * | 2002-12-23 | 2005-07-05 | Samsung Electronics Co., Ltd. | Method of manufacturing memory with nano dots |
US6816414B1 (en) * | 2003-07-31 | 2004-11-09 | Freescale Semiconductor, Inc. | Nonvolatile memory and method of making same |
US7170128B2 (en) * | 2004-12-02 | 2007-01-30 | Atmel Corporation | Multi-bit nanocrystal memory |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008147710A1 (en) * | 2007-05-23 | 2008-12-04 | Nanosys, Inc. | Gate electrode for a nonvolatile memory cell |
Also Published As
Publication number | Publication date |
---|---|
US20060121673A1 (en) | 2006-06-08 |
EP1820213A2 (en) | 2007-08-22 |
US7170128B2 (en) | 2007-01-30 |
EP1820213A4 (en) | 2008-09-17 |
WO2006060116A3 (en) | 2007-03-08 |
CN101194355A (en) | 2008-06-04 |
WO2006060116A2 (en) | 2006-06-08 |
TW200629484A (en) | 2006-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070111442A1 (en) | Method of making a multi-bit nanocrystal memory | |
US7745875B2 (en) | Method for producing a vertical field effect transistor | |
US7439134B1 (en) | Method for process integration of non-volatile memory cell transistors with transistors of another type | |
US6709922B2 (en) | Method of manufacturing semiconductor integrated circuit device including nonvolatile semiconductor memory devices | |
US6509232B1 (en) | Formation of STI (shallow trench isolation) structures within core and periphery areas of flash memory device | |
US7919389B2 (en) | Semiconductor memory device that is resistant to high voltages and a method of manufacturing the same | |
US7091091B2 (en) | Nonvolatile memory fabrication methods in which a dielectric layer underlying a floating gate layer is spaced from an edge of an isolation trench and/or an edge of the floating gate layer | |
US7679130B2 (en) | Deep trench isolation structures and methods of formation thereof | |
US7208796B2 (en) | Split gate flash memory | |
US20070264779A1 (en) | Methods for forming floating gate memory structures | |
US7087950B2 (en) | Flash memory cell, flash memory device and manufacturing method thereof | |
US8325516B2 (en) | Semiconductor device with split gate memory cell and fabrication method thereof | |
US7368341B2 (en) | Semiconductor circuit arrangement with trench isolation and fabrication method | |
JP2006502565A (en) | Bit line structure and manufacturing method thereof | |
US7094644B2 (en) | Method for manufacturing a semiconductor device | |
US7579239B2 (en) | Method for the manufacture of a non-volatile memory device and memory device thus obtained | |
CN113471294B (en) | Manufacturing method of semi-floating gate transistor | |
US11195841B2 (en) | Integrated circuit and method for manufacturing the same | |
US20220302273A1 (en) | Memory device | |
CN115332360A (en) | PN junction injection type floating gate transistor and preparation method thereof | |
KR20060062791A (en) | Nonvolatible memory device and method for fabricating the same | |
KR20080114252A (en) | Non-volatile memory device and fabrication method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |