US20070145444A1 - CMOS Image Sensor and Method for Manufacturing the Same - Google Patents
CMOS Image Sensor and Method for Manufacturing the Same Download PDFInfo
- Publication number
- US20070145444A1 US20070145444A1 US11/611,341 US61134106A US2007145444A1 US 20070145444 A1 US20070145444 A1 US 20070145444A1 US 61134106 A US61134106 A US 61134106A US 2007145444 A1 US2007145444 A1 US 2007145444A1
- Authority
- US
- United States
- Prior art keywords
- area
- forming
- image sensor
- cmos image
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 42
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 13
- 238000002955 isolation Methods 0.000 claims abstract description 43
- 238000009792 diffusion process Methods 0.000 claims abstract description 41
- 239000004065 semiconductor Substances 0.000 claims abstract description 32
- 239000000758 substrate Substances 0.000 claims abstract description 32
- 125000006850 spacer group Chemical group 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 239000011810 insulating material Substances 0.000 claims description 3
- 230000003647 oxidation Effects 0.000 claims description 3
- 238000007254 oxidation reaction Methods 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 claims 1
- 239000010410 layer Substances 0.000 description 69
- 229920002120 photoresistant polymer Polymers 0.000 description 31
- 239000002019 doping agent Substances 0.000 description 7
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 4
- 239000012535 impurity Substances 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000001444 catalytic combustion detection Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 230000000593 degrading effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- the present invention relates to a CMOS sensor and a method of manufacturing the same.
- an image sensor is a semiconductor device for converting optical images into electric signals, and is classified into a charge coupled device (CCD) or a CMOS image sensor.
- CCD charge coupled device
- CMOS image sensor CMOS image sensor
- a CCD has a plurality of photodiodes (PDs), which are arranged in the form of a matrix in order to convert optical signals into electric signals.
- CCDs also include a plurality of vertical charge coupled devices (VCCDs) provided between photodiodes vertically arranged in the matrix. The VCCDs transmit electric charges in the vertical direction when the electric charges are generated from each photodiode.
- CCDs have a plurality of horizontal charge coupled devices (HCCDs) for transmitting the electric charges that have been transmitted from the VCCDs in the horizontal direction; and a sense amplifier for outputting electric signals by sensing the electric charges being transmitted in the horizontal direction.
- HCCDs horizontal charge coupled devices
- a CCD image sensor has various disadvantages, such as a complicated drive mode and high power consumption. Also, the CCD requires multi-step photo processes, so the manufacturing process is complicated.
- CMOS image sensor has been spotlighted as a next-generation image sensor capable of solving the problems of the CCD.
- the CMOS image sensor is a device employing a switching mode to sequentially detect an output of each unit pixel by means of MOS transistors using peripheral devices such as a controller and a signal processor.
- the MOS transistors are formed on a semiconductor substrate corresponding to each of the unit pixels through a CMOS technology.
- the CMOS sensor includes a photodiode PD and a MOS transistor in each unit pixel, and sequentially detects the electric signals of each unit pixel through the MOS transistor in a switching mode, so as to realize an image.
- the CMOS image sensor makes use of the CMOS technology, the CMOS image sensor has advantages such as low power consumption and a simple manufacturing process with relatively fewer photo processing steps.
- CMOS image sensor allows the product to have a compact size because the controller, the signal processor, and the A/D converter can be integrated onto a single chip.
- CMOS image sensor has been extensively used in various applications, such as digital still cameras and digital video cameras.
- the CMOS image sensors are classified into 3T, 4T and 5T-type CMOS image sensors according to the number of transistors formed in each unit pixel.
- the 3T-type includes one photodiode and three transistors
- the 4T-type includes one photodiode and four transistors.
- FIG. 1 is an equivalent circuit of a 4T-type CMOS image sensor according to a related art
- FIG. 2 is a layout showing a unit pixel of the 4T-type CMOS image sensor according to the related art.
- a unit pixel 100 of the CMOS image sensor includes a photodiode 10 serving as a photoelectric converting part and four transistors.
- the four transistors are transfer, reset drive and selection transistors 20 , 30 , 40 and 50 , respectively. Further, a load transistor 60 is electrically connected to an output terminal OUT of each unit pixel 100 .
- Reference character FD denotes a floating diffusion area
- reference characters Tx, Rx, and Sx denote gate voltages of the transfer, reset, and selection transistors 20 , 30 , and 50 , respectively.
- the unit pixel of the 4T-type CMOS image sensor has an active area defined thereon.
- An isolation layer is formed on a predetermined area of the unit pixel, but not on the active area.
- One photodiode PD is formed on a wider region of the active area, and gate electrodes 23 , 33 , 43 and 53 of four transistors are formed overlapping the remaining regions of the active area.
- the first gate electrode 23 corresponds to the transfer transistor 20
- the second gate electrode 33 incorporates with corresponds to the reset transistor 30
- the third gate electrode 43 corresponds to the drive transistor 40
- the fourth gate electrode 53 corresponds to the select transistor 50 .
- Dopants are implanted into the active area of each transistor except for below lower portions of the gate electrodes 23 , 33 , 43 and 53 . This causes the formation of source/drain (S/D) areas of the transistors.
- S/D source/drain
- FIGS. 3A to 3C are sectional views taken along line I-I′ of FIG. 2 and illustrate a manufacturing process of a CMOS image sensor according to the related art.
- a low density P type epitaxial layer 62 is formed on a high density P type semiconductor substrate 61 through an epitaxial process.
- an active area and an isolation area are defined on the semiconductor substrate 61 , and an isolation layer 63 is formed in the isolation area through an STI process.
- an insulating layer and a conductive layer are sequentially deposited on the entire surface of the epitaxial layer 62 formed with the isolation layer 63 . Then, the conductive layer and the insulating layer are selectively removed, thereby forming a gate electrode 65 and a gate insulating layer 64 .
- a first photoresist film is coated on the entire surface of the semiconductor substrate 61 and patterned through an exposure and development process in such a manner that blue, green and red photodiode areas are exposed.
- low-density N type dopants are implanted onto the epitaxial layer 62 by using the patterned first photoresist film as a mask, thereby forming a low-density N type diffusion area 67 that serves as blue, green and red photodiode areas.
- the first photoresist film is completely removed, an insulating layer is deposited on the entire surface of the semiconductor substrate 61 , and an etchback process is performed to form spacers 68 at both sides of the gate electrode 65 .
- a second photoresist film is coated on the entire surface of the semiconductor substrate 61 and patterned through an exposure and development process, such that the photodiode area is covered and the source/drain area of each transistor is exposed.
- n type diffusion area floating diffusion area
- the second photoresist film is removed, and a third photoresist film is coated on the entire surface of the semiconductor substrate 61 .
- An exposure and development process is performed with respect to the third photoresist film, so that it is patterned to expose each photodiode area.
- p type dopants are implanted onto the photodiode area having the n type diffusion area 67 by using the patterned third photoresist film as a mask, thereby forming a p type diffusion area 72 on the surface of the semiconductor substrate. Then, the third photoresist film is removed, and a heat-treatment process is performed with respect to the semiconductor substrate 61 , thereby expanding each impurity diffusion area.
- the transfer transistor is turned on to transfer the generated electrons from the photodiode area, which is the N type diffusion area 67 , to the N type diffusion area 70 for temporary storage.
- punchthrough between the N type diffusion area 70 and the low-density N type diffusion area 67 of the transfer transistor may be caused by the expansion of a depletion area 74 of the N type diffusion area 67 formed in the photodiode area, thereby degrading the characteristic of the CMOS image sensor.
- An object of the present invention is to provide a CMOS image sensor capable of improved optical sensitivity, and a method for manufacturing the same.
- a CMOS image sensor including: a photodiode area and a floating diffusion area formed on a semiconductor substrate, a transistor formed between the photodiode area and the floating diffusion area on the semiconductor substrate, an isolation layer formed below the transistor, and a channel area formed between the transistor and the isolation layer.
- a method for manufacturing a CMOS image sensor comprises the steps of: forming a first isolation layer for defining an active area on a semiconductor substrate; forming a second isolation layer in the active area; forming a channel area on the second isolation layer by removing a portion of the second isolation layer and filling the removed portion with a conductive layer; forming a gate insulating layer and a gate electrode on an upper side of the channel area; forming a photodiode area at one side of the channel area; and forming a floating diffusion area at another side of the channel area.
- FIG. 1 is an equivalent circuit diagram illustrating a 4T-type CMOS image sensor according to a related art.
- FIG. 2 is a layout view showing a unit pixel of a 4T-type CMOS image sensor according to the related art.
- FIGS. 3A to 3C are sectional views showing a method for manufacturing a CMOS image sensor according to the related art.
- FIGS. 4A to 4E are sectional views showing a method for manufacturing a CMOS image sensor according to an embodiment of the present invention.
- CMOS image sensor and a fabrication method thereof according to the present invention will now be described with reference to the accompanying drawings.
- FIGS. 4A to 4E are sectional views taken along line I-I′ of FIG. 2 and show a method for manufacturing a CMOS image sensor according to an embodiment of the present invention.
- an epitaxial process can be performed with respect to a high-density P type semiconductor substrate 161 , thereby forming a low-density P type epitaxial layer 162 .
- first and second isolation layers 163 a and 163 b can be formed on the isolation area and a gate electrode area through a shallow trench isolation (STI) process.
- STI shallow trench isolation
- the first and second isolation layers 163 a and 163 b can be formed as follows: First, a pad oxide layer, a pad nitride layer, and a tetra ethyl ortho silicate (TEOS) oxide layer can be sequentially formed on the semiconductor substrate. Then, a photoresist film can be formed on the TEOS oxide layer. After that, an exposure and development process can be performed with respect to the photoresist film using a mask defining the active area and the isolation area and a mask defining the gate electrode area, thereby patterning the photoresist film. At this time, the photoresist film of the isolation area and the gate electrode area is removed.
- TEOS tetra ethyl ortho silicate
- the pad oxide layer, the pad nitride layer, and the TEOS oxide layer on the isolation area and the gate electrode area can be selectively removed using the patterned photoresist film as a mask.
- the isolation area and the gate electrode area of the semiconductor substrate can be etched to a predetermined depth using the patterned pad oxide layer, the pad nitride layer, and the TEOS oxide layer as a mask, thereby forming a trench. Then, the photoresist film is completely removed.
- the trench can be filled with an insulating material, thereby forming the isolation layers 163 a and 163 b in the trench.
- the pad oxide layer, the pad nitride layer, and the TEOS oxide layer can be removed.
- the first isolation layer 163 a is formed on the isolation area
- the second isolation layer 163 b is formed on the gate electrode area.
- At least one of the first isolation layer 163 a and the second isolation layer 163 b may include an oxide layer, which is partially oxidized through a local oxidation of silicon (LOCOS) process.
- LOCOS local oxidation of silicon
- the LOCOS process lowers stress and may reduce a problem caused by a dark current.
- a photoresist film can be coated on the semiconductor substrate having the isolation layers 163 a and 163 b , and a photomask having a predetermined pattern can be aligned on the upper part of the photoresist film. Thereafter, an exposure process is performed by irradiating light on the photomask, and then a development process is performed with respect to the exposed photoresist film, thereby patterning the photoresist film. Accordingly, a photoresist pattern exposing the second isolation layer 163 b is formed.
- An etching process can be performed with respect to the resultant structure using the photoresist pattern as a mask, thereby removing an upper part of the second isolation layer.
- a trench 148 can be formed.
- the trench 148 can be formed such that the width of the trench 148 is approximately the same as the width of a gate electrode to be formed later.
- a conductive layer such as a polysilicon layer
- a planarization process such as a CMP process
- the doped conductive layer 150 is defined as a channel area of a transistor to be formed later.
- a gate insulating layer 164 and a conductive layer can be sequentially deposited on the entire surface of the substrate, which was formed with the first and the second isolation layers 163 a and 163 b.
- the conductive layer can be a silicon layer.
- the insulating layer 164 may be formed through a thermal oxidation process or a chemical vapor deposition (CVD) scheme.
- the conductive layer and the gate insulating layer 164 can be selectively removed, to form the gate electrode 165 .
- a photoresist film can be coated on the entire surface of the semiconductor substrate formed with the gate electrode 165 and the gate insulating layer 164 , and selectively patterned by an exposure and development process to expose each photodiode area. Then, second conductive type (N type) dopants can be implanted at low concentration into the epitaxial layer 162 by using the patterned photoresist film as a mask, thereby forming an N type diffusion area 167 in the photodiode area.
- N type second conductive type
- an etchback process can be performed to form spacers 168 at both sides of the gate electrode 165 .
- another photoresist film can be coated on the entire surface of the semiconductor substrate 161 , including the spacers 168 , and patterned by an exposure and development process to expose a source/drain area (floating diffusion area) of each transistor while covering each photodiode area.
- second conductive type (N type) dopants can be implanted at high concentration into the exposed source/drain area using the patterned photoresist film as a mask, thereby forming an N type diffusion area (floating diffusion area) 170 .
- first conductive type (P type) dopants can be implanted into the epitaxial layer 162 formed with the N type diffusion area 167 using the patterned photoresist film as a mask, to form a P type diffusion area 172 on the surface of the epitaxial layer 162 .
- the photoresist film can be removed, and a heat treatment process can be performed with respect to the semiconductor substrate 161 for diffusing each impurity diffusion area.
- metal interconnections having a plurality of inter-layer dielectric layers may be formed on the entire surface of the resultant structure, and then a color filter layer and a microlens can be formed to complete the formation of an image sensor.
- a second isolation layer is formed between the photodiode area and the transfer transistor, so that punchthrough between impurity areas formed in the transfer transistor and the photodiode area can be prevented. Accordingly, electrons created in a photodiode by light can be prevented from going out of the photodiode before the transistor is turned on. Therefore, the sensitivity of an image sensor can be improved, the low luminous characteristics of the image sensor can be enhanced, and a dark current generated before the transistor is turned on can be reduced.
Abstract
Description
- This application claims the benefit under 35 U.S.C. §119(e) of Korean Patent Application No. 10-2005-0132681 filed Dec. 28, 2005, which is incorporated herein by reference in its entirety.
- The present invention relates to a CMOS sensor and a method of manufacturing the same.
- In general, an image sensor is a semiconductor device for converting optical images into electric signals, and is classified into a charge coupled device (CCD) or a CMOS image sensor.
- A CCD has a plurality of photodiodes (PDs), which are arranged in the form of a matrix in order to convert optical signals into electric signals. CCDs also include a plurality of vertical charge coupled devices (VCCDs) provided between photodiodes vertically arranged in the matrix. The VCCDs transmit electric charges in the vertical direction when the electric charges are generated from each photodiode. Additionally, CCDs have a plurality of horizontal charge coupled devices (HCCDs) for transmitting the electric charges that have been transmitted from the VCCDs in the horizontal direction; and a sense amplifier for outputting electric signals by sensing the electric charges being transmitted in the horizontal direction.
- However, a CCD image sensor has various disadvantages, such as a complicated drive mode and high power consumption. Also, the CCD requires multi-step photo processes, so the manufacturing process is complicated.
- In addition, it is difficult to integrate a controller, a signal processor, and an analog/digital converter (A/D converter) onto a single chip of the CCD. This leads to the CCD being unsuitable for compact-size products.
- Recently, the CMOS image sensor has been spotlighted as a next-generation image sensor capable of solving the problems of the CCD.
- The CMOS image sensor is a device employing a switching mode to sequentially detect an output of each unit pixel by means of MOS transistors using peripheral devices such as a controller and a signal processor. The MOS transistors are formed on a semiconductor substrate corresponding to each of the unit pixels through a CMOS technology.
- That is, the CMOS sensor includes a photodiode PD and a MOS transistor in each unit pixel, and sequentially detects the electric signals of each unit pixel through the MOS transistor in a switching mode, so as to realize an image.
- Since the CMOS image sensor makes use of the CMOS technology, the CMOS image sensor has advantages such as low power consumption and a simple manufacturing process with relatively fewer photo processing steps.
- In addition, the CMOS image sensor allows the product to have a compact size because the controller, the signal processor, and the A/D converter can be integrated onto a single chip.
- Accordingly, the CMOS image sensor has been extensively used in various applications, such as digital still cameras and digital video cameras.
- The CMOS image sensors are classified into 3T, 4T and 5T-type CMOS image sensors according to the number of transistors formed in each unit pixel. The 3T-type includes one photodiode and three transistors, and the 4T-type includes one photodiode and four transistors.
- The layout for a unit pixel of the 4T-type CMOS image sensor will now be described.
-
FIG. 1 is an equivalent circuit of a 4T-type CMOS image sensor according to a related art, andFIG. 2 is a layout showing a unit pixel of the 4T-type CMOS image sensor according to the related art. - As shown in
FIG. 1 , aunit pixel 100 of the CMOS image sensor includes aphotodiode 10 serving as a photoelectric converting part and four transistors. - The four transistors are transfer, reset drive and
selection transistors load transistor 60 is electrically connected to an output terminal OUT of eachunit pixel 100. - Reference character FD denotes a floating diffusion area, and reference characters Tx, Rx, and Sx denote gate voltages of the transfer, reset, and
selection transistors - As shown in
FIG. 2 , the unit pixel of the 4T-type CMOS image sensor has an active area defined thereon. An isolation layer is formed on a predetermined area of the unit pixel, but not on the active area. One photodiode PD is formed on a wider region of the active area, andgate electrodes - The
first gate electrode 23 corresponds to thetransfer transistor 20, thesecond gate electrode 33 incorporates with corresponds to thereset transistor 30, thethird gate electrode 43 corresponds to thedrive transistor 40, and thefourth gate electrode 53 corresponds to theselect transistor 50. - Dopants are implanted into the active area of each transistor except for below lower portions of the
gate electrodes -
FIGS. 3A to 3C are sectional views taken along line I-I′ ofFIG. 2 and illustrate a manufacturing process of a CMOS image sensor according to the related art. - Referring to
FIG. 3A , a low density P typeepitaxial layer 62 is formed on a high density Ptype semiconductor substrate 61 through an epitaxial process. - Subsequently, an active area and an isolation area are defined on the
semiconductor substrate 61, and anisolation layer 63 is formed in the isolation area through an STI process. - In addition, an insulating layer and a conductive layer (for example, a high-density multi-crystalline silicon layer) are sequentially deposited on the entire surface of the
epitaxial layer 62 formed with theisolation layer 63. Then, the conductive layer and the insulating layer are selectively removed, thereby forming agate electrode 65 and agate insulating layer 64. - Next, referring to
FIG. 3B , a first photoresist film is coated on the entire surface of thesemiconductor substrate 61 and patterned through an exposure and development process in such a manner that blue, green and red photodiode areas are exposed. - Then, low-density N type dopants are implanted onto the
epitaxial layer 62 by using the patterned first photoresist film as a mask, thereby forming a low-density Ntype diffusion area 67 that serves as blue, green and red photodiode areas. - Subsequently, the first photoresist film is completely removed, an insulating layer is deposited on the entire surface of the
semiconductor substrate 61, and an etchback process is performed to formspacers 68 at both sides of thegate electrode 65. - Next, a second photoresist film is coated on the entire surface of the
semiconductor substrate 61 and patterned through an exposure and development process, such that the photodiode area is covered and the source/drain area of each transistor is exposed. - Then, high-density n type dopants are implanted onto the exposed source/drain area by using the patterned second photoresist film as a mask, thereby forming an n type diffusion area (floating diffusion area) 70.
- After that, referring to
FIG. 3D , the second photoresist film is removed, and a third photoresist film is coated on the entire surface of thesemiconductor substrate 61. An exposure and development process is performed with respect to the third photoresist film, so that it is patterned to expose each photodiode area. - Then, p type dopants are implanted onto the photodiode area having the n
type diffusion area 67 by using the patterned third photoresist film as a mask, thereby forming a ptype diffusion area 72 on the surface of the semiconductor substrate. Then, the third photoresist film is removed, and a heat-treatment process is performed with respect to thesemiconductor substrate 61, thereby expanding each impurity diffusion area. - During operation, electrons are generated in the photodiode area by the incident light. The transfer transistor is turned on to transfer the generated electrons from the photodiode area, which is the N
type diffusion area 67, to the Ntype diffusion area 70 for temporary storage. - However, punchthrough (see reference numeral 76) between the N
type diffusion area 70 and the low-density Ntype diffusion area 67 of the transfer transistor may be caused by the expansion of adepletion area 74 of the Ntype diffusion area 67 formed in the photodiode area, thereby degrading the characteristic of the CMOS image sensor. - An object of the present invention is to provide a CMOS image sensor capable of improved optical sensitivity, and a method for manufacturing the same.
- In order to accomplish the object of the present invention, there is provided a CMOS image sensor including: a photodiode area and a floating diffusion area formed on a semiconductor substrate, a transistor formed between the photodiode area and the floating diffusion area on the semiconductor substrate, an isolation layer formed below the transistor, and a channel area formed between the transistor and the isolation layer.
- According to another aspect of the present invention, there is provided a method for manufacturing a CMOS image sensor. The method comprises the steps of: forming a first isolation layer for defining an active area on a semiconductor substrate; forming a second isolation layer in the active area; forming a channel area on the second isolation layer by removing a portion of the second isolation layer and filling the removed portion with a conductive layer; forming a gate insulating layer and a gate electrode on an upper side of the channel area; forming a photodiode area at one side of the channel area; and forming a floating diffusion area at another side of the channel area.
-
FIG. 1 is an equivalent circuit diagram illustrating a 4T-type CMOS image sensor according to a related art. -
FIG. 2 is a layout view showing a unit pixel of a 4T-type CMOS image sensor according to the related art. -
FIGS. 3A to 3C are sectional views showing a method for manufacturing a CMOS image sensor according to the related art. -
FIGS. 4A to 4E are sectional views showing a method for manufacturing a CMOS image sensor according to an embodiment of the present invention. - A CMOS image sensor and a fabrication method thereof according to the present invention will now be described with reference to the accompanying drawings.
-
FIGS. 4A to 4E are sectional views taken along line I-I′ ofFIG. 2 and show a method for manufacturing a CMOS image sensor according to an embodiment of the present invention. - Referring to
FIG. 4A , an epitaxial process can be performed with respect to a high-density Ptype semiconductor substrate 161, thereby forming a low-density Ptype epitaxial layer 162. - Then, after defining an active area and an isolation area on the
semiconductor substrate 161, first and second isolation layers 163 a and 163 b can be formed on the isolation area and a gate electrode area through a shallow trench isolation (STI) process. - Although it is not shown in drawings the first and second isolation layers 163 a and 163 b can be formed as follows: First, a pad oxide layer, a pad nitride layer, and a tetra ethyl ortho silicate (TEOS) oxide layer can be sequentially formed on the semiconductor substrate. Then, a photoresist film can be formed on the TEOS oxide layer. After that, an exposure and development process can be performed with respect to the photoresist film using a mask defining the active area and the isolation area and a mask defining the gate electrode area, thereby patterning the photoresist film. At this time, the photoresist film of the isolation area and the gate electrode area is removed.
- Then, the pad oxide layer, the pad nitride layer, and the TEOS oxide layer on the isolation area and the gate electrode area can be selectively removed using the patterned photoresist film as a mask.
- The isolation area and the gate electrode area of the semiconductor substrate can be etched to a predetermined depth using the patterned pad oxide layer, the pad nitride layer, and the TEOS oxide layer as a mask, thereby forming a trench. Then, the photoresist film is completely removed.
- Next, the trench can be filled with an insulating material, thereby forming the isolation layers 163 a and 163 b in the trench. After that, the pad oxide layer, the pad nitride layer, and the TEOS oxide layer can be removed.
- Accordingly, the
first isolation layer 163 a is formed on the isolation area, and thesecond isolation layer 163 b is formed on the gate electrode area. - In one embodiment, at least one of the
first isolation layer 163 a and thesecond isolation layer 163 b may include an oxide layer, which is partially oxidized through a local oxidation of silicon (LOCOS) process. In comparison with the STI process, the LOCOS process lowers stress and may reduce a problem caused by a dark current. - Referring to
FIG. 4B , a photoresist film can be coated on the semiconductor substrate having the isolation layers 163 a and 163 b, and a photomask having a predetermined pattern can be aligned on the upper part of the photoresist film. Thereafter, an exposure process is performed by irradiating light on the photomask, and then a development process is performed with respect to the exposed photoresist film, thereby patterning the photoresist film. Accordingly, a photoresist pattern exposing thesecond isolation layer 163 b is formed. - An etching process can be performed with respect to the resultant structure using the photoresist pattern as a mask, thereby removing an upper part of the second isolation layer. Thus, a
trench 148 can be formed. - The
trench 148 can be formed such that the width of thetrench 148 is approximately the same as the width of a gate electrode to be formed later. - Next, referring to
FIG. 4C , a conductive layer, such as a polysilicon layer, can be formed on the entire surface of thesemiconductor substrate 161 formed with thetrench 148. Then, a planarization process, such as a CMP process, can be performed until thesemiconductor substrate 161 is exposed, such that theconductive layer 150 remains only in thetrench 148. - Next, an ion implantation process can be performed with respect to the buried
conductive layer 150, thereby forming a dopedconductive layer 150. The dopedconductive layer 150 is defined as a channel area of a transistor to be formed later. - Then, referring to
FIG. 4D , agate insulating layer 164 and a conductive layer can be sequentially deposited on the entire surface of the substrate, which was formed with the first and the second isolation layers 163 a and 163 b. - In an embodiment, the conductive layer can be a silicon layer. The insulating
layer 164 may be formed through a thermal oxidation process or a chemical vapor deposition (CVD) scheme. - Then, the conductive layer and the
gate insulating layer 164 can be selectively removed, to form thegate electrode 165. - Referring to
FIG. 4E , a photoresist film can be coated on the entire surface of the semiconductor substrate formed with thegate electrode 165 and thegate insulating layer 164, and selectively patterned by an exposure and development process to expose each photodiode area. Then, second conductive type (N type) dopants can be implanted at low concentration into theepitaxial layer 162 by using the patterned photoresist film as a mask, thereby forming an Ntype diffusion area 167 in the photodiode area. - Next, after removing the photoresist film, and forming an insulating layer on the entire surface of the
semiconductor substrate 162, including thediffusion area 167, an etchback process can be performed to form spacers 168 at both sides of thegate electrode 165. - Then, another photoresist film can be coated on the entire surface of the
semiconductor substrate 161, including thespacers 168, and patterned by an exposure and development process to expose a source/drain area (floating diffusion area) of each transistor while covering each photodiode area. - Then, second conductive type (N type) dopants can be implanted at high concentration into the exposed source/drain area using the patterned photoresist film as a mask, thereby forming an N type diffusion area (floating diffusion area) 170.
- Then, the photoresist film is removed. Next, yet another photoresist film is coated on an entire surface of the
semiconductor substrate 161 and patterned through an exposure and development process to expose each photodiode area. Subsequently, first conductive type (P type) dopants can be implanted into theepitaxial layer 162 formed with the Ntype diffusion area 167 using the patterned photoresist film as a mask, to form a Ptype diffusion area 172 on the surface of theepitaxial layer 162. - The photoresist film can be removed, and a heat treatment process can be performed with respect to the
semiconductor substrate 161 for diffusing each impurity diffusion area. - Accordingly, although a
depletion area 174 of the Ntype diffusion area 167 formed in the photodiode area expands during operation, the occurrence of punchthrough between the Ntype diffusion area 170 of the transfer transistor and the low-density Ntype diffusion area 167 is prevented by thesecond isolation layer 163 b. - Next, metal interconnections having a plurality of inter-layer dielectric layers may be formed on the entire surface of the resultant structure, and then a color filter layer and a microlens can be formed to complete the formation of an image sensor.
- As described above, according to embodiments of the present invention, a second isolation layer is formed between the photodiode area and the transfer transistor, so that punchthrough between impurity areas formed in the transfer transistor and the photodiode area can be prevented. Accordingly, electrons created in a photodiode by light can be prevented from going out of the photodiode before the transistor is turned on. Therefore, the sensitivity of an image sensor can be improved, the low luminous characteristics of the image sensor can be enhanced, and a dark current generated before the transistor is turned on can be reduced.
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050132681A KR100731121B1 (en) | 2005-12-28 | 2005-12-28 | Method for manufacturing a cmos image sensor |
KR10-2005-0132681 | 2005-12-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070145444A1 true US20070145444A1 (en) | 2007-06-28 |
US7692225B2 US7692225B2 (en) | 2010-04-06 |
Family
ID=38192589
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/611,341 Expired - Fee Related US7692225B2 (en) | 2005-12-28 | 2006-12-15 | CMOS image sensor |
Country Status (3)
Country | Link |
---|---|
US (1) | US7692225B2 (en) |
KR (1) | KR100731121B1 (en) |
CN (1) | CN1992302A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070063303A1 (en) * | 2005-09-22 | 2007-03-22 | Lim Keun H | CMOS image sensor and method for manufacturing the same |
US20070075221A1 (en) * | 2005-10-01 | 2007-04-05 | Samsung Electronics Co., Ltd. | Image sensor and method of manufacturing the same |
US20120080732A1 (en) * | 2010-10-04 | 2012-04-05 | International Business Machines Corporation | Isolation structures for global shutter imager pixel, methods of manufacture and design structures |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108039354A (en) * | 2017-12-08 | 2018-05-15 | 德淮半导体有限公司 | Cmos image sensor and its manufacture method |
CN110085609A (en) * | 2019-04-08 | 2019-08-02 | 天津大学 | Image sensor pixel structure and preparation method thereof with low-light mode |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6420218B1 (en) * | 2000-04-24 | 2002-07-16 | Advanced Micro Devices, Inc. | Ultra-thin-body SOI MOS transistors having recessed source and drain regions |
US6849886B1 (en) * | 2003-09-22 | 2005-02-01 | Dongbu Electronics Co., Ltd. | CMOS image sensor and method for manufacturing the same |
US20070108476A1 (en) * | 2004-06-01 | 2007-05-17 | Hong Sungkwon C | Imager with reflector mirrors |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2965283B2 (en) | 1994-07-13 | 1999-10-18 | ヒュンダイ エレクトロニクス インダストリーズ カムパニー リミテッド | Method for manufacturing thin film transistor |
KR20000019973A (en) * | 1998-09-16 | 2000-04-15 | 김영환 | Mos field effect transistor |
KR100381026B1 (en) * | 2001-05-22 | 2003-04-23 | 주식회사 하이닉스반도체 | CMOS Image sensor capable of increasing punch through voltage and charge integration of photodiode and method for forming the same |
KR100486643B1 (en) | 2003-02-04 | 2005-04-29 | 동부아남반도체 주식회사 | Method for manufacturing mosfet |
-
2005
- 2005-12-28 KR KR1020050132681A patent/KR100731121B1/en not_active IP Right Cessation
-
2006
- 2006-12-15 US US11/611,341 patent/US7692225B2/en not_active Expired - Fee Related
- 2006-12-20 CN CNA2006101690688A patent/CN1992302A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6420218B1 (en) * | 2000-04-24 | 2002-07-16 | Advanced Micro Devices, Inc. | Ultra-thin-body SOI MOS transistors having recessed source and drain regions |
US6849886B1 (en) * | 2003-09-22 | 2005-02-01 | Dongbu Electronics Co., Ltd. | CMOS image sensor and method for manufacturing the same |
US20070108476A1 (en) * | 2004-06-01 | 2007-05-17 | Hong Sungkwon C | Imager with reflector mirrors |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070063303A1 (en) * | 2005-09-22 | 2007-03-22 | Lim Keun H | CMOS image sensor and method for manufacturing the same |
US20070075221A1 (en) * | 2005-10-01 | 2007-04-05 | Samsung Electronics Co., Ltd. | Image sensor and method of manufacturing the same |
US7411173B2 (en) * | 2005-10-01 | 2008-08-12 | Samsung Electronics Co., Ltd. | Image sensor and method of manufacturing the same |
US20120080732A1 (en) * | 2010-10-04 | 2012-04-05 | International Business Machines Corporation | Isolation structures for global shutter imager pixel, methods of manufacture and design structures |
US8507962B2 (en) * | 2010-10-04 | 2013-08-13 | International Business Machines Corporation | Isolation structures for global shutter imager pixel, methods of manufacture and design structures |
US8796057B2 (en) * | 2010-10-04 | 2014-08-05 | International Business Machines Corporation | Isolation structures for global shutter imager pixel, methods of manufacture and design structures |
Also Published As
Publication number | Publication date |
---|---|
CN1992302A (en) | 2007-07-04 |
KR100731121B1 (en) | 2007-06-22 |
US7692225B2 (en) | 2010-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7675100B2 (en) | CMOS image sensor and method for fabricating the same | |
US20060273355A1 (en) | CMOS image sensor and method for manufacturing the same | |
US20070063299A1 (en) | CMOS image sensor and method of manufacturing the same | |
US7973342B2 (en) | CMOS image sensor and method for manufacturing the same | |
US7592196B2 (en) | Method for fabricating a CMOS image sensor | |
KR100778856B1 (en) | manufacturing method for CMOS image sensor | |
US7611918B2 (en) | CMOS image sensor and method for fabricating the same | |
US20100006911A1 (en) | CMOS Image Sensor and Manufacturing Method Thereof | |
US7692225B2 (en) | CMOS image sensor | |
US7678602B2 (en) | CMOS image sensor and method for manufacturing the same | |
US20070145443A1 (en) | CMOS Image Sensor and Method of Manufacturing the Same | |
US7550798B2 (en) | CMOS image sensor and method for manufacturing the same | |
JP4575913B2 (en) | Manufacturing method of CMOS image sensor | |
US20070080413A1 (en) | CMOS image sensor and method for manufacturing the same | |
US7459332B2 (en) | CMOS image sensor and method for manufacturing the same | |
JP4115446B2 (en) | Manufacturing method of CMOS image sensor | |
US20070145508A1 (en) | CMOS Image Sensor and Method for Manufacturing the Same | |
US20070145509A1 (en) | CMOS Image Sensor and Method for Manufacturing the Same | |
KR100672686B1 (en) | Cmos image sensor and method for manufacturing the same | |
KR100649001B1 (en) | method for manufacturing of CMOS image sensor | |
KR100720492B1 (en) | Cmos image sensor and method for manufacturing the same | |
KR100720523B1 (en) | Cmos image sensor and method for manufacturing the same | |
KR20070069949A (en) | Cmos image sensor and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DONGBU ELECTRONICS, CO. LTD.,, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIM, KEUN HYUK;REEL/FRAME:018751/0432 Effective date: 20061215 Owner name: DONGBU ELECTRONICS, CO. LTD.,,KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIM, KEUN HYUK;REEL/FRAME:018751/0432 Effective date: 20061215 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DONGBU HITEK CO., LTD., KOREA, REPUBLIC OF Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:DONGBU ELECTRONICS CO., LTD.;DONGBU HITEK CO., LTD.;REEL/FRAME:044533/0523 Effective date: 20070503 |
|
AS | Assignment |
Owner name: DB HITEK CO., LTD, KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:DONGBU HITEK CO., LTD.;REEL/FRAME:044555/0913 Effective date: 20171101 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220406 |