US20070210371A1 - Nonvolatile semiconductor memory device and its fabrication method - Google Patents
Nonvolatile semiconductor memory device and its fabrication method Download PDFInfo
- Publication number
- US20070210371A1 US20070210371A1 US11/653,832 US65383207A US2007210371A1 US 20070210371 A1 US20070210371 A1 US 20070210371A1 US 65383207 A US65383207 A US 65383207A US 2007210371 A1 US2007210371 A1 US 2007210371A1
- Authority
- US
- United States
- Prior art keywords
- gate
- memory
- layer
- memory gate
- selective
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 72
- 238000004519 manufacturing process Methods 0.000 title description 48
- 238000000034 method Methods 0.000 title description 25
- 239000000758 substrate Substances 0.000 claims description 55
- 239000002784 hot electron Substances 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract description 155
- 235000012239 silicon dioxide Nutrition 0.000 abstract description 76
- 239000000377 silicon dioxide Substances 0.000 abstract description 76
- 230000015556 catabolic process Effects 0.000 abstract description 15
- 229910052814 silicon oxide Inorganic materials 0.000 abstract 3
- 230000008021 deposition Effects 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 254
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 28
- 229910052581 Si3N4 Inorganic materials 0.000 description 20
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 20
- 238000005229 chemical vapour deposition Methods 0.000 description 15
- 239000012535 impurity Substances 0.000 description 14
- 230000008569 process Effects 0.000 description 13
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 238000005530 etching Methods 0.000 description 9
- 238000007254 oxidation reaction Methods 0.000 description 9
- 238000001039 wet etching Methods 0.000 description 9
- 230000005684 electric field Effects 0.000 description 7
- 150000002500 ions Chemical class 0.000 description 7
- 238000002955 isolation Methods 0.000 description 7
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000001590 oxidative effect Effects 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- 239000000969 carrier Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 230000002040 relaxant effect Effects 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
- H01L29/42344—Gate electrodes for transistors with charge trapping gate insulator with at least one additional gate, e.g. program gate, erase gate or select gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- the present invention relates to a semiconductor memory device and a fabrication technique for the semiconductor memory device, and particularly relates to a technique effective to be applied to a nonvolatile semiconductor memory device including memory cells each including a charge trapped layer constituted by a silicon nitride layer.
- An electrically erasable and programmable nonvolatile read only memory is quite an important element in various LSI applied fields since stored information remains in each memory cell even if the memory is turned off.
- Non-Patent Document 1 “Physics of Semiconductor Devices, 2nd edition”, A Wiley-Interscience Publication (Non-Patent Document 1), pages 496-506.
- Non-Patent Document 1 it is known that there is no need to separately form a conductive layer for accumulating charges in a nonvolatile memory in which charges are accumulated in a trap of an insulating layer or in an interface of a multilayer insulating layer, differently from a floating-gate nonvolatile memory in which charges are accumulated in a polycrystalline silicon layer. It is, therefore, possible to form memory cells with high consistency with CMOS-LSI process.
- the nonvolatile semiconductor memory configured so that charges are accumulated in the insulating layer is required to include the insulating layer capable of maintaining sufficient charge holding characteristics even if injection and emission of charges are repeated. It is, therefore, difficult to realize such a nonvolatile semiconductor memory.
- a nonvolatile semiconductor memory that rewrites stored information by injecting charges having different signs in place of emitting charges. Operation performed by this nonvolatile semiconductor memory is described in “Symposium on VLSI Technology in 1997” (Non-Patent Document 2), pages 63-64.
- the nonvolatile semiconductor memory is characterized in that a polycrystalline silicon gate for causing each memory cell to operate and a gate for selecting one of the memory cells are formed separately. The same characteristic is also disclosed in U.S. Pat. No. 5,969,383 (Patent Document 1) and U.S. Pat. No. 6,477,084 (Patent Document 2).
- a memory cell of the nonvolatile semiconductor memory disclosed in the Non-Patent Document 2 or the like is basically constituted by two transistors (a selective transistor and a memory transistor) each based on an n-channel MOSFET.
- the memory transistor is arranged next to the selective transistor to be connected to the selective transistor in a so-called ‘stacked in series’ manner.
- FIG. 35 is an equivalent circuit to the memory cell.
- FIG. 36 is a schematic of an example of a memory array constituted by such memory cells.
- Gates (a selective gate and a memory gate) of the selective transistor and the memory transistor constitute word lines SGL and MGL, and diffused layers thereof constitute a bit line BL and a source line SL, respectively.
- a gate insulating layer of the memory gate is configured to have a so-called MONOS (metal-oxide-nitride-oxide-semiconductor) structure in which a silicon nitride layer serving as a charge trapped layer is held between two silicon dioxide layers.
- a gate insulating layer of the selective gate is constituted by a silicon dioxide layer.
- the selective gate-side diffused layer is formed by implantation of impurity ions with the selective gate used as a mask, and the memory gate-side diffused layer is formed by implantation of impurity ions with the memory gate used as a mask. Biases applied to these nodes are Vmg, Vcg, Vs, Vd, and Vbb, respectively (see FIG. 35 ).
- Basic operations performed by the memory cell are four operations, i.e., (1) write, (2) erasing, (3) holding, and (4) read operations. It is to be noted that these four operations are denoted by typical notations and that the write and erasing operations are sometimes denoted differently. Furthermore, typical operations will be described; however, various other operations can be considered. Although the memory cell constituted by the n-channel MOSFETs will be described herein, a memory cell constituted by p-channel MOSFETs are identical to the former memory cell in principle.
- FIG. 37 is a schematic for typically explaining the write operation performed by the memory cell
- FIG. 38 is a schematic for typically explaining the erasing operation performed by the memory cell.
- reference symbol 50 denotes a semiconductor substrate (hereinafter, simply “substrate”) made of monocrystalline silicon
- 51 denotes a selective gate
- 52 denotes a memory gate
- 53 denotes a gate insulating layer
- 54 denotes an ONO layer
- 55 denotes a selective gate-side diffused layer
- 56 denotes a memory gate-side diffused layer.
- a positive potential is applied to the diffused layer 56 on the memory gate 52 side, and the same ground potential as that applied to the substrate 50 is applied to the diffused layer 55 on the selective gate 51 side.
- a gate overdrive voltage higher than that applied to the substrate 50 to the memory gate 52 By applying a gate overdrive voltage higher than that applied to the substrate 50 to the memory gate 52 , a channel under the memory gate 52 is turned into an ON-state.
- a potential of the selective gate 51 to a value higher than a threshold voltage by 0.1V to 0.2V, a channel under the selective gate 51 is turned into an ON-state.
- a highest electric field is generated near a boundary between the two gates 51 and 52 , so that many hot electrons are generated and injected into the memory gate 52 .
- a state of generating carriers by electric field acceleration and impact ionization is denoted by symbol A.
- An electron is denoted by a white circle and a hole is denoted by a hatched circle.
- Non-Patent Document 3 This phenomenon is known and referred to as “source side injection or SSI”, which is described in A. T. Wu et al., “IEEE International Electron Device Meeting”, Technical Digest, pages 584-587, 1986 (Non-Patent Document 3).
- SSI source side injection
- a floating-gate memory cell has been described.
- a memory cell in which an insulating layer is used as charge trapped layer is identical to the floating-gate memory cell in injection mechanism.
- the hot electron injection by the above-stated method is characterized in that the hot electron injection concentrates on a selective gate 51 -side end of the memory gate 52 because of concentration of the electric field near the boundary between the selective gate 51 and the memory gate 52 . Furthermore, while in the floating gate-type memory cell, the charge trapped layer is constituted by a conductive layer, in an insulating layer-type memory cell, charges are accumulated in the insulating layer (ONO layer 54 ). Therefore, electrons are held in an extremely narrow region in the insulating layer-type memory cell.
- the generated holes are accelerated in channel direction, attracted by a bias applied to the memory gate 52 , and injected into the ONO layer 54 , whereby the erasing operation is performed.
- a state of generating a secondary electron-hole pair resulting from the generated hole is denoted by symbol C.
- the carries are also injected into the ONO layer 54 . Namely, a threshold voltage of the memory gate 52 that has risen by electron charges can be reduced by charges of the injected holes.
- the charges are held as the charges of the carriers injected into the ONO layer 54 . Since movement of the carriers in the ONO layer 54 is quite small and slow, the charges can be satisfactorily held even if a voltage is not applied to the memory gate 52 .
- FIG. 39 is a schematic of a plane structure of a memory cell array formed by the process.
- FIG. 40 is a cross-sectional view taken along a line A-A of FIG. 39 . If memory cells are arranged in an array, the memory array structure shown in FIG. 36 is formed. Since the spacer process is self-alignment process, there is basically no need to newly pattern the memory gate. An area of each memory cell can be, therefore, reduced. The spacer process is effective for high integration and reduction in chip area. Furthermore, a gate length of the memory gate can be made smaller than a minimum feature size, so that high current driving force can be advantageously obtained.
- the conventional method of forming the memory gate on one side surface of the selective gate using the spacer process has the following disadvantages.
- the conventional disadvantages will be described with reference to FIGS. 41 to 45 .
- a left part shows a cross section taken along the line A-A of FIG. 39 and a right part shows a cross section in a direction orthogonal to the line A-A.
- the selective gate 51 is formed on the gate insulating layer 53 and the ONO layer 54 is formed on the substrate 50 .
- the selective gate 51 is formed by patterning a polycrystalline silicon layer deposited on the substrate 50 by CVD (chemical vapor deposition).
- the ONO layer 54 is a multilayer film in which a silicon nitride layer is formed between two silicon dioxide layers, and is formed by thermal oxidation and the CVD.
- reference symbol 57 denotes a device isolation trench.
- the polycrystalline silicon layer is anisotropically etched, thereby forming the sidewall-shaped memory gate 52 on each of both side surfaces of the selective gate 51 .
- one of the memory gates 52 formed on the respective side surfaces of the selective gates 51 is covered with a photoresist layer 57 and the other memory gate 52 is etched and removed, thereby leaving the memory gate 52 on one surface of the selective gate 51 .
- the unnecessary ONO layer 54 left on an upper surface, one side surface and the like of the selective gate 51 is etched and removed as shown in FIG. 44 .
- the silicon dioxide layer 60 when a silicon dioxide layer 60 is deposited on the substrate 50 at a later step, the silicon dioxide layer 60 cannot completely cover up an interior of the recess 59 , and a cavity 61 is, therefore, formed in the silicon dioxide layer 60 near the recess 59 . Furthermore, even if the cavity 61 is not formed, a density of the silicon dioxide layer 60 near the recess 59 is reduced. As a result, the silicon dioxide layer 60 near the recess 59 , that is, near the end of the memory gate 52 is low in breakdown voltage.
- the high voltage (Vmg) is applied to the memory gate 52 and a low source voltage (Vs) is applied to the diffused layer 56 , so that a strong longitudinal electric field is generated near the end of the memory gate 52 . Due to this, if a low breakdown voltage region is present in the silicon dioxide layer 60 in an area of the strong longitudinal electric field, a short-circuit occurs between the memory gate 52 and the substrate 50 (diffused layer 56 ).
- a method of fabricating a semiconductor device comprising steps of:
- step (g) after the step (f), forming a second insulating layer on the semiconductor substrate, and forming the second insulating layer in the form of the sidewall on an other side surface of the memory gate, and the second insulating layer in the form of the sidewall on the other side surface of the selective gate by anisotropically etching the second insulating layer.
- FIG. 1 is a plan view of principal parts of a MONOS nonvolatile memory according to one embodiment of the present invention
- FIG. 2 is a cross-sectional view of principal parts of the MONOS nonvolatile memory according to one embodiment of the present invention
- FIG. 3 is a cross-sectional view of principal parts showing a method of fabricating the MONOS nonvolatile memory according to one embodiment of the present invention
- FIG. 4 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 3 ;
- FIG. 5 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 4 ;
- FIG. 6 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 5 ;
- FIG. 7 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 6 ;
- FIG. 8 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 7 ;
- FIG. 9 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 8 ;
- FIG. 10 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 9 ;
- FIG. 11 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 10 ;
- FIG. 12 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 11 ;
- FIG. 13 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 12 ;
- FIG. 14 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 13 ;
- FIG. 15 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 14 ;
- FIG. 16 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention.
- FIG. 17 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 16 ;
- FIG. 18 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention.
- FIG. 19 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 18 ;
- FIG. 20 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 19 ;
- FIG. 21 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 20 ;
- FIG. 22 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention.
- FIG. 23 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 22 ;
- FIG. 24 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 23 ;
- FIG. 25 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 24 ;
- FIG. 26 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 25 ;
- FIG. 27 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 26 ;
- FIG. 28 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention.
- FIG. 29 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 28 ;
- FIG. 30 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 29 ;
- FIG. 31 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 30 ;
- FIG. 32 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention.
- FIG. 33 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 32 ;
- FIG. 34 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 33 ;
- FIG. 35 is an equivalent circuit diagram showing a conventional MONOS nonvolatile memory
- FIG. 36 is an equivalent circuit diagram of a memory array using the MONOS nonvolatile memory shown in FIG. 35 ;
- FIG. 37 is a pattern diagram for schematically explaining a write operation performed by the MONOS nonvolatile memory shown in FIG. 35 ;
- FIG. 38 is a pattern diagram for schematically explaining an erasing operation performed by the MONOS nonvolatile memory shown in FIG. 35 ;
- FIG. 39 is a plan view of the MONOS nonvolatile memory shown in FIG. 35 ;
- FIG. 40 is a cross-sectional view taken along a line A-A of FIG. 39 ;
- FIG. 41 is a cross-sectional view of principal parts showing a method of fabricating the MONOS nonvolatile memory shown in FIG. 35 .
- FIG. 42 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 41 ;
- FIG. 43 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 42 ;
- FIG. 44 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 43 ;
- FIG. 45 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent to FIG. 44 .
- FIG. 1 is a plan view of principal parts showing a MONOS nonvolatile memory according to a first embodiment of the present invention.
- a left part is a cross-sectional view taken along a line A-A of FIG. 1 and a right part is a cross-sectional view taken along a line B-B of FIG. 1 .
- two adjacent memory cells MC 1 and MC 2 in an extension direction of bit lines BL are shown.
- the memory cells MC 1 and MC 2 of the MONOS nonvolatile memory are formed in a p-type well 2 on a semiconductor substrate (hereinafter, simply “substrate”) 1 made of p-type monocrystalline silicon.
- substrate a semiconductor substrate
- the p-type well 2 is electrically isolated from the substrate 1 through a well-isolation n-type buried layer 4 , and a desired voltage is applied to the p-type well 2 .
- Each of the memory cells MC 1 and MC 2 is configured to have a split gate structure including a selective gate 5 and a memory gate 6 .
- the selective gate 6 is made of an n-type polycrystalline silicon layer and formed on a gate dioxide layer 5 made of a silicon dioxide layer.
- the memory gate 8 is made of an n-type polycrystalline silicon layer and arranged on one side surface of the selective gate 6 .
- the memory gate 8 includes one part formed on one side surface of the selective gate 6 and the other part electrically isolated from the selective gate 6 and the p-type well 2 through an ONO layer 7 formed below the memory gate 8 and having an L-shaped cross section.
- the ONO layer 7 is constituted by two silicon dioxide layers and a silicon nitride layer (charge trapped layer) formed between the silicon dioxide layers. In a data write operation, hot electrons generated in a channel region are injected into the silicon nitride layer that forms part of the ONO layer 7 and captured in a trap of the silicon nitride layer.
- n + -semiconductor region 13 is formed in each of the p-type well 2 near the selective gate 6 and that near the memory gate 8 .
- the n + -semiconductor region 13 functions as a source or a drain of a transistor that constitutes each of the memory cells MC 1 and MC 2 .
- an n ⁇ -type semiconductor region 11 lower in impurity concentration than the n + -type semiconductor region 13 is formed in the p-type well 2 in a region adjacent to the n + -type semiconductor region 13 .
- the n ⁇ -type semiconductor region 11 functions as an extension region for relaxing a high electric field on an end of the source and/or drain (n + -type semiconductor region 13 ).
- a sidewall-shaped silicon dioxide layer 12 is formed on an opposite side surface of the selective gate 6 to that on which the ONO film 7 is formed.
- Sidewall-shaped silicon dioxide layers 9 and 12 are formed on an opposite side surface of the memory gate 8 to that on which the ONO film 7 is formed.
- a part formed on the p-type well 2 of the ONO film 7 having the L-shaped cross section is terminated below the silicon dioxide layer 9 .
- a Co (cobalt) silicide layer 14 is formed on surfaces of the selective gate 6 , the memory gate 8 , and the n + -type semiconductor region 13 .
- the Co silicide layer 14 is formed to reduce resistances of the selective gate 6 , the memory gate 8 , and the n + -type semiconductor region 13 , respectively.
- a bit line BL is formed above the memory cells MC 1 and MC 2 configured as stated above through a silicon nitride layer 20 and a silicon dioxide layer 21 .
- the bit line BL is electrically connected to one of the source and the drain (the n + -type semiconductor region 13 shared between the two memory cells MC 1 and MC 2 ) through a plug 19 in a contact hole 18 formed in the silicon nitride layer 20 and the silicon dioxide layer 21 .
- the bit line BL is made of a metal film mainly consisting of Al (aluminum alloy), and the plug 19 is made of a metal film mainly consisting of W (tungsten).
- FIGS. 3 to 15 a method of fabricating the MONOS nonvolatile memory will be described in order of steps.
- the fabrication method using process technique corresponding to so-called 0.13- ⁇ m generation will be described.
- a device isolation trench 3 is formed on a principal surface of the substrate 1 using a well-known fabrication technique
- the p-type well 2 and an n-type buried layer 4 are formed on the principal surface of the substrate 1 .
- a gate oxide layer 5 having a thickness of about 2.5 nanometers is formed on a surface of the p-type well 2 .
- a silicon nitride layer is deposited on the substrate 1 by the CVD, and the substrate 1 is etched using the silicon nitride layer as a mask, thereby forming the device isolation trench 3 having a depth of about 300 nanometers.
- a silicon dioxide layer is deposited on the substrate 1 by the CVD, and the silicon dioxide layer is buried in the device isolation trench 3 .
- the silicon dioxide layer outside of the device isolation trench 3 is removed by chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- the n-type buried layer 4 is a diffused layer for isolating the memory array from peripheral circuits.
- the peripheral circuits of the MONOS nonvolatile memory include, for example, a sense amplifier, a column decoder, a row decoder, and a boosting circuit. Each of these peripheral circuits, which is constituted by an n-channel MOSFET and a p-channel MOSFET, will not be described herein.
- the selective gate 6 is formed on the gate dioxide layer 5 .
- an n-type polycrystalline silicon layer having a thickness of about 200 nanometers is deposited on the gate dioxide layer 5 by the CVD and then patterned by dry etching using a photoresist layer as a mask.
- the ONO layer 7 is formed on the substrate 1 .
- a silicon dioxide layer having a thickness of about four nanometers is formed by thermally oxidizing the surface of the substrate 1 , a silicon nitride layer having a thickness of about eight nanometers is deposited on the silicon dioxide layer by the CVD, and a silicon dioxide layer having a thickness of about seven nanometers is deposited on the silicon nitride layer by the CVD.
- the ONO layer 7 can be formed by In-Situ Steam Generation (ISSG) oxidization.
- ISSG In-Situ Steam Generation
- the ISSG oxidization is a process in which hydrogen and oxygen are directly introduced into a chamber of an oxidization device and in which a radical oxidation reaction is produced on the heated substrate 1 .
- the surface of the substrate 1 is subjected to ISSG oxidation to form a silicon dioxide layer having a thickness of about five nanometers, and a silicon nitride layer having a thickness of about 14 nanometers is deposited on the silicon dioxide layer by the CVD.
- the silicon nitride layer is subjected to the ISSG oxidation to convert a part of the silicon nitride layer into a silicon dioxide layer having a thickness of about six nanometers.
- an n-type polycrystalline silicon layer 8 n having a thickness of about 70 nanometers is deposited on the ONO film 7 by the CVD.
- the n-type polycrystalline silicon layer 8 n is then anisotropically etched, thereby forming the sidewall-shaped memory gates 8 on the respective both side surfaces of the selective gate 6 as shown in FIG. 7 .
- the silicon dioxide layer 9 having a thickness of about 20 nanometers is deposited on the substrate 1 by the CVD.
- the silicon dioxide layer 9 is anisotropically etched, thereby leaving sidewall-shaped silicon dioxide layers 9 on respective side surfaces of the selective gate 6 .
- one of the memory gates 8 formed on the both side surfaces of the selective gate 6 is covered with a photoresist layer 10 , and the other memory gate 8 as well as the silicon dioxide layer 9 on the side surface of the other memory gate 8 is etched and removed, thereby leaving the memory gate 8 on one side surface of the selective gate 6 .
- the unnecessary ONO film 7 left on the upper surface, one side surface and the like of the selective gate 6 is etched and removed as shown in FIG. 11 .
- the ONO layer 6 thereon is, therefore, removed by wet etching with which the ONO layer 7 can be isotropically etched.
- the silicon dioxide layers in the ONO layer 7 are etched by hydrofluoric acid, and the silicon nitride layer in the ONO layer 7 is etched by phosphoric acid.
- the ONO layer 7 is retreated (side-etched) in a downward direction of the memory gate 8 below the silicon dioxide layer 9 formed on the side surface of the memory gate 8 as shown in an enlarged view of FIG. 11 .
- a thickness of the silicon dioxide film 9 thickness horizontal to the principal surface of the substrate 1
- a retreat amount of the ONO film 7 it is possible to prevent an end of the side-etched ONO layer 7 from reaching the end of the memory gate 8 .
- impurity (phosphorus or arsenic) ions are implanted into the substrate 1 , thereby forming the n ⁇ -type semiconductor region 11 .
- the silicon dioxide layer 12 is deposited on the substrate 1 by the CVD and anisotropically etched, thereby forming the sidewall-shaped silicon dioxide layer 12 on one side surface of each of the selective gate 6 and the memory gate 8 .
- n + -type semiconductor region 13 As shown in FIG. 14 , impurity (phosphorus or arsenic) ions are implanted into the substrate 1 , thereby forming the n + -type semiconductor region 13 (source and/or drain) .
- the n + -type semiconductor region 13 on the memory gate 8 side is formed in a self-aligned fashion using the memory gate 8 and the silicon dioxide layers 9 and 12 on the side surface of the memory gate 8 as a mask. Accordingly, the n + -type semiconductor region 13 and the memory gate 8 are formed to be isolated from each other by as much as thicknesses of the silicon dioxide layers 9 and 12 . Furthermore, the end of the ONO layer 7 is located not just under the memory gate 8 but just under the silicon dioxide layer 9 .
- the Co silicide layer 14 is formed on surfaces of the selective gate 6 , the memory gate 8 , and the n + -type semiconductor region 13 .
- a Co layer is deposited on the substrate 1 by sputtering, then, the substrate 1 is subjected to a heat treatment to react the Co layer with silicon (in the substrate 1 , the selective gate 6 , and the memory gate 8 ), and the remaining Co layer is etched and removed.
- the silicon nitride layer 20 and the silicon dioxide layer 21 are deposited on the substrate 1 by the CVD, and the silicon nitride layer 20 and the silicon dioxide layer 21 are then etched to form the contact hole 18 .
- the bit line BL is formed on the silicon dioxide layer 21 , thereby completing the memory cell MC 1 or MC 2 shown in FIGS. 1 and 2 .
- a plurality of metal wirings is formed above the bit line BL through an interlayer insulating layer, which will not be described herein.
- the semiconductor device thus fabricated is configured so that the end of the ONO film 7 protrudes outside of the end of the memory gate 8 as shown in FIG. 15 . Namely, even if a high potential difference is generated between the memory gate 8 and the n + -type semiconductor region 13 , the short-circuit between the memory gate 8 and the n + -type semiconductor region 13 caused by the dielectric breakdown can be prevented.
- the ONO layer is to be removed using isotropic etching for forming the silicon dioxide layer 9 that functions as a mask on the side surface of the memory gate, it is possible to leave the ONO layer below the memory gate.
- the n ⁇ -type semiconductor region 11 on the selective gate 6 side and that on the memory gate 8 side are simultaneously formed.
- impurity ion implantation can be performed twice using two types of photoresist layers 20 and 21 , and the n ⁇ -type semiconductor region 11 on the selective gate 6 side and that on the memory gate 8 side can be formed at different steps.
- impurity concentrations of the n ⁇ -type semiconductor region 11 can be optimized on the selective gate 6 side and the memory gate 8 side, respectively.
- the impurity ions are implanted into the substrate 1 to form the n ⁇ -type semiconductor region 11 as shown in FIG. 12 , and the silicon dioxide layer 12 is then formed on one side surface of each of the selective gate 6 and the memory gate 8 as shown in FIG. 13 .
- impurity ions are implanted into the substrate 1 to form the n ⁇ -type semiconductor region 11 as shown in FIG. 18 , and the silicon dioxide layer 9 formed on side surface of the memory gate 8 is then etched and removed as shown in FIG. 19 .
- the sidewall-shaped silicon dioxide layer 12 is formed on one side surface of each of the selective gate 6 and the memory gate 8 .
- impurity ions are implanted into the substrate 1 , thereby forming the n + -type semiconductor region 13 (source and/or drain). Subsequent steps are identical to those according to the first embodiment.
- the n + -type semiconductor region 13 (source and/or drain) is formed after removal of the silicon dioxide layer 9 , whereby the n + -type semiconductor region 13 on the memory gate 8 side can be formed to be close to the memory gate 8 , as compared with the first embodiment. Furthermore, ends of the ONO layer 7 are located outside of the respective side surfaces of the memory gate 8 , so that no low breakdown region is generated when the silicon dioxide layer 12 is deposited. It is thereby possible to prevent the short-circuit between the memory gate 8 and the n + -type semiconductor region 13 caused by the dielectric breakdown even if a high voltage is applied between the memory gate 8 and the n + -type semiconductor region 13 .
- the n-type polycrystalline silicon layer deposited on the ONO layer 7 is anisotropically etched, thereby forming sidewall-shaped memory gates 8 on both side surfaces of the selective gate 6 , respectively.
- the steps until forming the sidewall-shaped memory gates 8 are identical to those according to the first embodiment as shown in FIGS. 3 to 7 .
- one of the memory gates 8 formed on the respective side surfaces of the selective gate 6 is covered with a photoresist layer 22 , and the other memory gate 8 is etched and removed, thereby leaving the memory gate 8 on one side surface of the selective gate as shown in FIG. 23 .
- the silicon dioxide layer 9 is anisotropically etched. Sidewall-shaped silicon dioxide layers 9 are thereby left on side surfaces of the memory gate 8 and those of the selective gate 6 as shown in FIG. 25 .
- the silicon dioxide layer 9 on the side surfaces of the selective gate 6 is etched and removed using a photoresist layer 23 as a mask.
- the unnecessary ONO layer 7 left on the upper surface, one side surface and the like of the selective gate 6 is etched and removed, as shown in FIG. 27 .
- the wet etching with which the ONO layer 7 can be isotropically etched is used. Subsequent steps are identical to those according to the first embodiment.
- the silicon dioxide layer 9 on the side surface of the memory gate 8 is also removed simultaneously with the memory gate 8 .
- the memory gate 8 and the silicon dioxide layer 9 different in etching selectivity rate are simultaneously removed, resulting in complicated process management.
- the memory gate 8 and the silicon dioxide layer 9 are removed at different steps, thereby making the complicated process management unnecessary.
- the silicon dioxide layer 9 deposited on the substrate 1 is anisotropically etched as shown in FIGS. 8 and 9 , thereby leaving the sidewall-shaped silicon dioxide layer 9 on each side surface of the selective gate 6 .
- a polycrystalline silicon layer 25 having a thickness of about 20 nanometers is deposited on the substrate 1 by the CVD as shown in FIG. 29 .
- the polycrystalline silicon layer 25 is anisotropically etched, thereby leaving the sidewall-shaped polycrystalline silicon layer 25 on each side surface of the selective gate 6 as shown in FIG. 30 .
- the silicon dioxide layer 9 is formed on each side surface of the selective gate 6 .
- the polycrystalline silicon layer 25 is formed on each side surface of the selective gate 6 .
- one of the memory gates 8 formed on the respective both side surfaces of the selective gate 6 is covered with a photoresist layer 24 , and the other memory gate 8 as well as the polycrystalline silicon layer 25 on the side surface of the memory gate 8 is etched and removed, thereby leaving the memory gate 8 on one side surface of the selective gate 6 . Subsequent steps are identical to those according to the first embodiment.
- the silicon dioxide layer 9 on the side surface of the memory gate 8 is also removed simultaneously with the memory gate 8 .
- the memory gate 8 and the silicon dioxide layer 9 different in etching selectivity rate are simultaneously removed, resulting in complicated process management.
- the memory gate 8 and the polycrystalline silicon layer 25 on the side surface of the memory gate 8 are made of the same material, thereby making the complicated process management unnecessary.
- the polycrystalline 25 containing impurities is formed on each of the side surfaces of the selective gate 6 constituted by the n-type polycrystalline silicon layer, when a voltage is applied to the selective gate 6 , the voltage is also applied to the polycrystalline silicon layer 25 . Namely, the polycrystalline silicon layer 25 substantially functions as a part of the selective gate 6 . Therefore, a high potential difference is generated between the polycrystalline silicon layer 25 and the n + -type semiconductor region 13 , and a strong voltage is applied to the low breakdown voltage region.
- the polycrystalline silicon layer 25 it is, therefore, preferable to constitute the polycrystalline silicon layer 25 by undoped polycrystalline silicon into which no impurities are implanted.
- the voltage applied to the selective gate 6 is not applied to the polycrystalline silicon layer 25 , so that strong voltage is never applied to the low breakdown voltage region.
- a native oxide layer or a thin silicon dioxide layer can be formed on the surfaces of the memory gate 8 . If so, a thin silicon dioxide layer is formed on an interface between the memory gate 8 and the polycrystalline silicon layer 25 . It is, therefore, possible to suppress diffusion of impurities in the memory gate 8 into the polycrystalline silicon layer 25 .
- the MONOS nonvolatile memory having the split gate structure including the selective gate 5 and the memory gate 6 has been described.
- the present invention is also applicable to a MONOS nonvolatile memory including a single memory gate.
- FIG. 32 is a cross-sectional view of a MONOS nonvolatile memory including a single memory gate 31 .
- reference symbol 30 denotes an ONO layer 30 that constitutes a gate insulating film
- 32 denotes an n ⁇ -type semiconductor region that constitutes an extension region for relaxing high electric field
- 33 denotes an n + -type semiconductor region that constitutes a source or a drain of a transistor
- 34 and 35 denote sidewall-shaped silicon dioxide layers formed on side surfaces of the memory gate 31 , respectively.
- the silicon dioxide layer 34 corresponds to the silicon dioxide layer 12 according to the first to fourth embodiments
- the silicon dioxide layer 35 corresponds to the silicon dioxide layer 12 according to the first to fourth embodiments.
- an n-type polycrystalline silicon layer deposited on the ONO layer 30 is patterned to form the memory gate 31 .
- the ONO layer 30 in regions other than the region below the memory gate 31 is etched and removed.
- the substrate 1 is damaged by the etching.
- the ONO layer 30 is, therefore, removed by wet etching that does not damage the substrate 1 . If so, as shown in FIG. 33 , ends of the ONO layer 30 are side-etched and retreated inward with respect to the respective side surfaces of the memory gate 31 .
- the ONO layer 30 is wet-etched, as shown in FIG.32 .
- FIG. 34 is a example of fabrication of the memory applying the fabrication method according to the second embodiment. Namely, the sidewall-shaped silicon dioxide layers 34 are formed on the side surfaces of the memory gate 31 , the ONO layer 30 in the regions other than the region below the memory gate 31 is removed by the wet etching, and the silicon dioxide layers 34 are then removed. According to the fabrication method, the ends of the ONO layer 30 are located outside of the respective side surfaces of the memory gate 31 by removing the silicon dioxide layers 34 . Therefore, no low breakdown voltage region is generated when the silicon dioxide layer 35 is deposited. It is thereby possible to prevent the short-circuit between the memory gate 31 and the n + -type semiconductor region 33 caused by the dielectric breakdown even if high voltage is applied between the memory gate 31 and the n + -type semiconductor region 33 .
- the ends of the ONO layer below the memory gate protrude outside of the memory gate. Due to this, no low breakdown voltage region is generated in a second insulating layer near each end of the memory gate. Therefore, it is possible to realize the semiconductor device capable of preventing the short-circuit between the memory gate and the semiconductor substrate caused by the dielectric breakdown even if a high potential difference is generated between the memory gate and the semiconductor substrate while the memory cell operates.
- the semiconductor device can be fabricated without removing the ONO layer below the memory gate.
- the present invention is effective to be used for a nonvolatile semiconductor memory device including a memory cell that includes a charge trapped layer constituted by a silicon nitride layer.
Abstract
Description
- The present application claims priority from Japanese patent application No. JP 2006-67088 filed on Mar. 13, 2006, the content of which is hereby incorporated by reference into this application.
- The present invention relates to a semiconductor memory device and a fabrication technique for the semiconductor memory device, and particularly relates to a technique effective to be applied to a nonvolatile semiconductor memory device including memory cells each including a charge trapped layer constituted by a silicon nitride layer.
- An electrically erasable and programmable nonvolatile read only memory is quite an important element in various LSI applied fields since stored information remains in each memory cell even if the memory is turned off.
- There is described a so-called floating-gate nonvolatile memory and a nonvolatile memory using an insulating layer in S. Sze, “Physics of Semiconductor Devices, 2nd edition”, A Wiley-Interscience Publication (Non-Patent Document 1), pages 496-506. As disclosed in the
Non-Patent Document 1, it is known that there is no need to separately form a conductive layer for accumulating charges in a nonvolatile memory in which charges are accumulated in a trap of an insulating layer or in an interface of a multilayer insulating layer, differently from a floating-gate nonvolatile memory in which charges are accumulated in a polycrystalline silicon layer. It is, therefore, possible to form memory cells with high consistency with CMOS-LSI process. - However, the nonvolatile semiconductor memory configured so that charges are accumulated in the insulating layer is required to include the insulating layer capable of maintaining sufficient charge holding characteristics even if injection and emission of charges are repeated. It is, therefore, difficult to realize such a nonvolatile semiconductor memory. There has been proposed, by contrast, a nonvolatile semiconductor memory that rewrites stored information by injecting charges having different signs in place of emitting charges. Operation performed by this nonvolatile semiconductor memory is described in “Symposium on VLSI Technology in 1997” (Non-Patent Document 2), pages 63-64. The nonvolatile semiconductor memory is characterized in that a polycrystalline silicon gate for causing each memory cell to operate and a gate for selecting one of the memory cells are formed separately. The same characteristic is also disclosed in U.S. Pat. No. 5,969,383 (Patent Document 1) and U.S. Pat. No. 6,477,084 (Patent Document 2).
- A memory cell of the nonvolatile semiconductor memory disclosed in the Non-Patent
Document 2 or the like is basically constituted by two transistors (a selective transistor and a memory transistor) each based on an n-channel MOSFET. The memory transistor is arranged next to the selective transistor to be connected to the selective transistor in a so-called ‘stacked in series’ manner.FIG. 35 is an equivalent circuit to the memory cell.FIG. 36 is a schematic of an example of a memory array constituted by such memory cells. Gates (a selective gate and a memory gate) of the selective transistor and the memory transistor constitute word lines SGL and MGL, and diffused layers thereof constitute a bit line BL and a source line SL, respectively. - In the memory cell shown in
FIG. 35 , a gate insulating layer of the memory gate is configured to have a so-called MONOS (metal-oxide-nitride-oxide-semiconductor) structure in which a silicon nitride layer serving as a charge trapped layer is held between two silicon dioxide layers. A gate insulating layer of the selective gate is constituted by a silicon dioxide layer. The selective gate-side diffused layer is formed by implantation of impurity ions with the selective gate used as a mask, and the memory gate-side diffused layer is formed by implantation of impurity ions with the memory gate used as a mask. Biases applied to these nodes are Vmg, Vcg, Vs, Vd, and Vbb, respectively (seeFIG. 35 ). - Basic operations performed by the memory cell are four operations, i.e., (1) write, (2) erasing, (3) holding, and (4) read operations. It is to be noted that these four operations are denoted by typical notations and that the write and erasing operations are sometimes denoted differently. Furthermore, typical operations will be described; however, various other operations can be considered. Although the memory cell constituted by the n-channel MOSFETs will be described herein, a memory cell constituted by p-channel MOSFETs are identical to the former memory cell in principle.
-
FIG. 37 is a schematic for typically explaining the write operation performed by the memory cell, andFIG. 38 is a schematic for typically explaining the erasing operation performed by the memory cell. InFIGS. 37 and 38 ,reference symbol 50 denotes a semiconductor substrate (hereinafter, simply “substrate”) made of monocrystalline silicon, 51 denotes a selective gate, 52 denotes a memory gate, 53 denotes a gate insulating layer, 54 denotes an ONO layer, 55 denotes a selective gate-side diffused layer, and 56 denotes a memory gate-side diffused layer. - (1) In a write operation, a positive potential is applied to the diffused
layer 56 on thememory gate 52 side, and the same ground potential as that applied to thesubstrate 50 is applied to the diffusedlayer 55 on theselective gate 51 side. By applying a gate overdrive voltage higher than that applied to thesubstrate 50 to thememory gate 52, a channel under thememory gate 52 is turned into an ON-state. By setting a potential of theselective gate 51 to a value higher than a threshold voltage by 0.1V to 0.2V, a channel under theselective gate 51 is turned into an ON-state. At this time, a highest electric field is generated near a boundary between the twogates memory gate 52. A state of generating carriers by electric field acceleration and impact ionization is denoted by symbol A. An electron is denoted by a white circle and a hole is denoted by a hatched circle. - This phenomenon is known and referred to as “source side injection or SSI”, which is described in A. T. Wu et al., “IEEE International Electron Device Meeting”, Technical Digest, pages 584-587, 1986 (Non-Patent Document 3). In the
Non-Patent Document 3, a floating-gate memory cell has been described. However, a memory cell in which an insulating layer is used as charge trapped layer is identical to the floating-gate memory cell in injection mechanism. - The hot electron injection by the above-stated method is characterized in that the hot electron injection concentrates on a selective gate 51-side end of the
memory gate 52 because of concentration of the electric field near the boundary between theselective gate 51 and thememory gate 52. Furthermore, while in the floating gate-type memory cell, the charge trapped layer is constituted by a conductive layer, in an insulating layer-type memory cell, charges are accumulated in the insulating layer (ONO layer 54). Therefore, electrons are held in an extremely narrow region in the insulating layer-type memory cell. - (2) In an erasing operation, a negative potential is applied to the
memory gate 52 and the positive potential is applied to the diffusedlayer 56 on thememory gate 52 side so as to cause strong inversion on an end of the diffusedlayer 56 on which thememory gate 52 overlaps with the diffusedlayer 56. An interband tunnel phenomenon is thereby generated and holes are generated (denoted by symbol B). The interband tunnel effect is disclosed in, for example, T. Y. Chan et al., “IEEE International Electron Device Meeting”, Technical Digest, pages 718-721, 1987 (Non-Patent Document 4). - In this memory cell, the generated holes are accelerated in channel direction, attracted by a bias applied to the
memory gate 52, and injected into theONO layer 54, whereby the erasing operation is performed. A state of generating a secondary electron-hole pair resulting from the generated hole is denoted by symbol C. The carries are also injected into theONO layer 54. Namely, a threshold voltage of thememory gate 52 that has risen by electron charges can be reduced by charges of the injected holes. - (3) In a holding operation, the charges are held as the charges of the carriers injected into the
ONO layer 54. Since movement of the carriers in theONO layer 54 is quite small and slow, the charges can be satisfactorily held even if a voltage is not applied to thememory gate 52. - (4) In a read operation, by applying a positive potential to the selective gate 51-side diffused
layer 55 and theselective gate 51, the channel below theselective gate 51 is turned into the ON-state. The held charge information is read as a current by applying potential appropriate for discriminating a threshold voltage difference in thememory gate 52 between the write and erasing states (that is, an intermediate potential between the threshold voltage in a write state and that in an erasing state). - To fabricate the memory cell shown in
FIGS. 35 to 38 , it is effective to form the selective gate, and then form the sidewall-shaped memory gate on a side surface of the selective gate using spacer process as disclosed in theNon-Patent Document 2.FIG. 39 is a schematic of a plane structure of a memory cell array formed by the process.FIG. 40 is a cross-sectional view taken along a line A-A ofFIG. 39 . If memory cells are arranged in an array, the memory array structure shown inFIG. 36 is formed. Since the spacer process is self-alignment process, there is basically no need to newly pattern the memory gate. An area of each memory cell can be, therefore, reduced. The spacer process is effective for high integration and reduction in chip area. Furthermore, a gate length of the memory gate can be made smaller than a minimum feature size, so that high current driving force can be advantageously obtained. - According to studies of the inventors of the present invention, however, the conventional method of forming the memory gate on one side surface of the selective gate using the spacer process has the following disadvantages. The conventional disadvantages will be described with reference to
FIGS. 41 to 45 . In each ofFIGS. 41 to 45 , a left part shows a cross section taken along the line A-A ofFIG. 39 and a right part shows a cross section in a direction orthogonal to the line A-A. - First, as shown in
FIG. 41 , after thegate insulating layer 53 is formed by thermally oxidizing thesubstrate 50, theselective gate 51 is formed on thegate insulating layer 53 and theONO layer 54 is formed on thesubstrate 50. Theselective gate 51 is formed by patterning a polycrystalline silicon layer deposited on thesubstrate 50 by CVD (chemical vapor deposition). TheONO layer 54 is a multilayer film in which a silicon nitride layer is formed between two silicon dioxide layers, and is formed by thermal oxidation and the CVD. InFIGS. 41 to 45 ,reference symbol 57 denotes a device isolation trench. - As shown in
FIG. 42 , after a polycrystalline silicon layer is deposited on theONO layer 54 by the CVD, the polycrystalline silicon layer is anisotropically etched, thereby forming the sidewall-shapedmemory gate 52 on each of both side surfaces of theselective gate 51. - Next, as shown in
FIG. 43 , one of thememory gates 52 formed on the respective side surfaces of theselective gates 51 is covered with aphotoresist layer 57 and theother memory gate 52 is etched and removed, thereby leaving thememory gate 52 on one surface of theselective gate 51. - After removing the
photoresist layer 57, theunnecessary ONO layer 54 left on an upper surface, one side surface and the like of theselective gate 51 is etched and removed as shown inFIG. 44 . At this time, it is difficult to remove theONO layer 54 on the side surface of theselective gate 51 by dry etching. It is, therefore, necessary to remove theONO layer 54 by wet etching with which theONO layer 54 can be isotropically etched. If the wet etching is performed, then theONO layer 54 is side-etched below thememory gate 52 and an end of theONO layer 54 is retreated in a direction of theselective gate 51. Arecess 59 is thereby generated below an end of thememory gate 52. - As a result, as shown in
FIG. 45 , when asilicon dioxide layer 60 is deposited on thesubstrate 50 at a later step, thesilicon dioxide layer 60 cannot completely cover up an interior of therecess 59, and acavity 61 is, therefore, formed in thesilicon dioxide layer 60 near therecess 59. Furthermore, even if thecavity 61 is not formed, a density of thesilicon dioxide layer 60 near therecess 59 is reduced. As a result, thesilicon dioxide layer 60 near therecess 59, that is, near the end of thememory gate 52 is low in breakdown voltage. - As already stated, in the write operation performed by this memory cell, the high voltage (Vmg) is applied to the
memory gate 52 and a low source voltage (Vs) is applied to the diffusedlayer 56, so that a strong longitudinal electric field is generated near the end of thememory gate 52. Due to this, if a low breakdown voltage region is present in thesilicon dioxide layer 60 in an area of the strong longitudinal electric field, a short-circuit occurs between thememory gate 52 and the substrate 50 (diffused layer 56). - To eliminate the
recess 59, there is proposed wet-etching theONO layer 54, thermally oxidizing thesubstrate 50, and thereby making theONO layer 54 below thememory gate 52 thicker. However, since a thickness of theONO layer 54 of a nonvolatile memory in the generation of 0.13 μm to 0.18 μm is equal to or larger than 20 nanometers, it is difficult to eliminate therecess 59 by thermal oxidation. - It is an object of the present invention to provide a technique capable of improving the reliability of a nonvolatile semiconductor memory device including a memory cell that includes a charge trapped layer constituted by a silicon nitride layer.
- The above and other objects and novel features of the present invention will be readily apparent from the description of the specification and the accompanying drawings.
- An outline of typical elements of the invention disclosed in this application is described briefly as follows.
- According to an aspect of the present invention, there is provided a method of fabricating a semiconductor device comprising steps of:
- (a) forming a first conductive layer on a principal surface of a semiconductor substrate through a gate insulting layer, and then forming a selective gate by patterning the first conductive layer;
- (b) forming an ONO layer on the semiconductor substrate including an upper surface and both side surfaces of the selective gate;
- (c) forming a second conductive layer on the ONO layer, and then forming a memory gate electrically isolated from the selective gate and the semiconductor substrate through the ONO layer on each of the both side surfaces of the selective gate by anisotropically etching the second conductive layer, the memory gate being in a form of a sidewall;
- (d) forming a first insulating layer on the semiconductor substrate, and then forming the first insulating layer in the form of the sidewall on an other side surface of the memory gate formed on each of the both side surfaces of the selective gate by anisotropically etching the first insulating layer;
- (e) leaving the memory gate and the first insulating layer on one of the side surfaces of the selective gate and removing the memory gate and the first insulating layer formed on the other side surface of the selective gate by etching using a photoresist layer as a mask,
- (f) after the step (e), leaving the ONO layer having an L-shaped cross section between one of the side surfaces of the selective gate and one side surface of the memory gate and below the memory gate by wet-etching the ONO layer; and
- (g) after the step (f), forming a second insulating layer on the semiconductor substrate, and forming the second insulating layer in the form of the sidewall on an other side surface of the memory gate, and the second insulating layer in the form of the sidewall on the other side surface of the selective gate by anisotropically etching the second insulating layer.
- According to the one aspect of the present invention, it is advantageously possible to improve the reliability of the semiconductor device.
-
FIG. 1 is a plan view of principal parts of a MONOS nonvolatile memory according to one embodiment of the present invention; -
FIG. 2 is a cross-sectional view of principal parts of the MONOS nonvolatile memory according to one embodiment of the present invention; -
FIG. 3 is a cross-sectional view of principal parts showing a method of fabricating the MONOS nonvolatile memory according to one embodiment of the present invention; -
FIG. 4 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 3 ; -
FIG. 5 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 4 ; -
FIG. 6 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 5 ; -
FIG. 7 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 6 ; -
FIG. 8 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 7 ; -
FIG. 9 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 8 ; -
FIG. 10 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 9 ; -
FIG. 11 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 10 ; -
FIG. 12 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 11 ; -
FIG. 13 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 12 ; -
FIG. 14 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 13 ; -
FIG. 15 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 14 ; -
FIG. 16 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention. -
FIG. 17 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 16 ; -
FIG. 18 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention; -
FIG. 19 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 18 ; -
FIG. 20 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 19 ; -
FIG. 21 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 20 ; -
FIG. 22 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention. -
FIG. 23 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 22 ; -
FIG. 24 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 23 ; -
FIG. 25 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 24 ; -
FIG. 26 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 25 ; -
FIG. 27 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 26 ; -
FIG. 28 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention. -
FIG. 29 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 28 ; -
FIG. 30 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 29 ; -
FIG. 31 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 30 ; -
FIG. 32 is a cross-sectional view of principal parts showing a method of fabricating a MONOS nonvolatile memory according to another embodiment of the present invention. -
FIG. 33 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 32 ; -
FIG. 34 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 33 ; -
FIG. 35 is an equivalent circuit diagram showing a conventional MONOS nonvolatile memory; -
FIG. 36 is an equivalent circuit diagram of a memory array using the MONOS nonvolatile memory shown inFIG. 35 ; -
FIG. 37 is a pattern diagram for schematically explaining a write operation performed by the MONOS nonvolatile memory shown inFIG. 35 ; -
FIG. 38 is a pattern diagram for schematically explaining an erasing operation performed by the MONOS nonvolatile memory shown inFIG. 35 ; -
FIG. 39 is a plan view of the MONOS nonvolatile memory shown inFIG. 35 ; -
FIG. 40 is a cross-sectional view taken along a line A-A ofFIG. 39 ; -
FIG. 41 is a cross-sectional view of principal parts showing a method of fabricating the MONOS nonvolatile memory shown inFIG. 35 . -
FIG. 42 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 41 ; -
FIG. 43 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 42 ; -
FIG. 44 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 43 ; and -
FIG. 45 is a cross-sectional view of principal parts showing the method of fabricating the MONOS nonvolatile memory subsequent toFIG. 44 . - Embodiments of the present invention will be described hereinafter in detail with reference to the drawings. The same constituent elements are basically denoted by the same reference symbols, respectively in all of the drawings for explaining the embodiments, and they will not be repeatedly described in the specification.
-
FIG. 1 is a plan view of principal parts showing a MONOS nonvolatile memory according to a first embodiment of the present invention. InFIG. 2 , a left part is a cross-sectional view taken along a line A-A ofFIG. 1 and a right part is a cross-sectional view taken along a line B-B ofFIG. 1 . In FIG. 1, two adjacent memory cells MC1 and MC2 in an extension direction of bit lines BL are shown. - The memory cells MC1 and MC2 of the MONOS nonvolatile memory are formed in a p-type well 2 on a semiconductor substrate (hereinafter, simply “substrate”) 1 made of p-type monocrystalline silicon. The p-
type well 2 is electrically isolated from thesubstrate 1 through a well-isolation n-type buriedlayer 4, and a desired voltage is applied to the p-type well 2. - Each of the memory cells MC1 and MC2 is configured to have a split gate structure including a
selective gate 5 and amemory gate 6. Theselective gate 6 is made of an n-type polycrystalline silicon layer and formed on agate dioxide layer 5 made of a silicon dioxide layer. Thememory gate 8 is made of an n-type polycrystalline silicon layer and arranged on one side surface of theselective gate 6. Thememory gate 8 includes one part formed on one side surface of theselective gate 6 and the other part electrically isolated from theselective gate 6 and the p-type well 2 through anONO layer 7 formed below thememory gate 8 and having an L-shaped cross section. TheONO layer 7 is constituted by two silicon dioxide layers and a silicon nitride layer (charge trapped layer) formed between the silicon dioxide layers. In a data write operation, hot electrons generated in a channel region are injected into the silicon nitride layer that forms part of theONO layer 7 and captured in a trap of the silicon nitride layer. - An n+-
semiconductor region 13 is formed in each of the p-type well 2 near theselective gate 6 and that near thememory gate 8. The n+-semiconductor region 13 functions as a source or a drain of a transistor that constitutes each of the memory cells MC1 and MC2. Furthermore, an n−-type semiconductor region 11 lower in impurity concentration than the n+-type semiconductor region 13 is formed in the p-type well 2 in a region adjacent to the n+-type semiconductor region 13. The n−-type semiconductor region 11 functions as an extension region for relaxing a high electric field on an end of the source and/or drain (n+-type semiconductor region 13). - A sidewall-shaped
silicon dioxide layer 12 is formed on an opposite side surface of theselective gate 6 to that on which theONO film 7 is formed. Sidewall-shapedsilicon dioxide layers memory gate 8 to that on which theONO film 7 is formed. A part formed on the p-type well 2 of theONO film 7 having the L-shaped cross section is terminated below thesilicon dioxide layer 9. - A Co (cobalt)
silicide layer 14 is formed on surfaces of theselective gate 6, thememory gate 8, and the n+-type semiconductor region 13. TheCo silicide layer 14 is formed to reduce resistances of theselective gate 6, thememory gate 8, and the n+-type semiconductor region 13, respectively. - A bit line BL is formed above the memory cells MC1 and MC2 configured as stated above through a
silicon nitride layer 20 and asilicon dioxide layer 21. The bit line BL is electrically connected to one of the source and the drain (the n+-type semiconductor region 13 shared between the two memory cells MC1 and MC2) through aplug 19 in acontact hole 18 formed in thesilicon nitride layer 20 and thesilicon dioxide layer 21. The bit line BL is made of a metal film mainly consisting of Al (aluminum alloy), and theplug 19 is made of a metal film mainly consisting of W (tungsten). - Since a memory array using the memory cells MC1 and MC2 are identical in configuration to the memory array shown in
FIG. 2 , it will not be repeatedly described. Moreover, since operations performed by the memory cells MC1 and MC2 are similar to those described with reference toFIGS. 4 and 5 , they will not be repeatedly described. - Referring next to
FIGS. 3 to 15 , a method of fabricating the MONOS nonvolatile memory will be described in order of steps. In the first embodiment, the fabrication method using process technique corresponding to so-called 0.13-μm generation will be described. - First, as shown in
FIG. 3 , after adevice isolation trench 3 is formed on a principal surface of thesubstrate 1 using a well-known fabrication technique, the p-type well 2 and an n-type buriedlayer 4 are formed on the principal surface of thesubstrate 1. By thermally oxidizing thesubstrate 1, agate oxide layer 5 having a thickness of about 2.5 nanometers is formed on a surface of the p-type well 2. To form thedevice isolation trench 3, a silicon nitride layer is deposited on thesubstrate 1 by the CVD, and thesubstrate 1 is etched using the silicon nitride layer as a mask, thereby forming thedevice isolation trench 3 having a depth of about 300 nanometers. Next, a silicon dioxide layer is deposited on thesubstrate 1 by the CVD, and the silicon dioxide layer is buried in thedevice isolation trench 3. The silicon dioxide layer outside of thedevice isolation trench 3 is removed by chemical mechanical polishing (CMP). It is to be noted that the n-type buriedlayer 4 is a diffused layer for isolating the memory array from peripheral circuits. The peripheral circuits of the MONOS nonvolatile memory include, for example, a sense amplifier, a column decoder, a row decoder, and a boosting circuit. Each of these peripheral circuits, which is constituted by an n-channel MOSFET and a p-channel MOSFET, will not be described herein. - As shown in
FIG. 4 , theselective gate 6 is formed on thegate dioxide layer 5. To form theselective gate 6, an n-type polycrystalline silicon layer having a thickness of about 200 nanometers is deposited on thegate dioxide layer 5 by the CVD and then patterned by dry etching using a photoresist layer as a mask. - As shown in
FIG. 5 , theONO layer 7 is formed on thesubstrate 1. To form theONO layer 7, a silicon dioxide layer having a thickness of about four nanometers is formed by thermally oxidizing the surface of thesubstrate 1, a silicon nitride layer having a thickness of about eight nanometers is deposited on the silicon dioxide layer by the CVD, and a silicon dioxide layer having a thickness of about seven nanometers is deposited on the silicon nitride layer by the CVD. Alternatively, theONO layer 7 can be formed by In-Situ Steam Generation (ISSG) oxidization. The ISSG oxidization is a process in which hydrogen and oxygen are directly introduced into a chamber of an oxidization device and in which a radical oxidation reaction is produced on theheated substrate 1. To form theONO layer 7 by the ISSG oxidation, the surface of thesubstrate 1 is subjected to ISSG oxidation to form a silicon dioxide layer having a thickness of about five nanometers, and a silicon nitride layer having a thickness of about 14 nanometers is deposited on the silicon dioxide layer by the CVD. Next, the silicon nitride layer is subjected to the ISSG oxidation to convert a part of the silicon nitride layer into a silicon dioxide layer having a thickness of about six nanometers. - As shown in
FIG. 6 , an n-typepolycrystalline silicon layer 8 n having a thickness of about 70 nanometers is deposited on theONO film 7 by the CVD. The n-typepolycrystalline silicon layer 8 n is then anisotropically etched, thereby forming the sidewall-shapedmemory gates 8 on the respective both side surfaces of theselective gate 6 as shown inFIG. 7 . - As shown in
FIG. 8 , thesilicon dioxide layer 9 having a thickness of about 20 nanometers is deposited on thesubstrate 1 by the CVD. Thesilicon dioxide layer 9 is anisotropically etched, thereby leaving sidewall-shaped silicon dioxide layers 9 on respective side surfaces of theselective gate 6. - As shown in
FIG. 10 , one of thememory gates 8 formed on the both side surfaces of theselective gate 6 is covered with aphotoresist layer 10, and theother memory gate 8 as well as thesilicon dioxide layer 9 on the side surface of theother memory gate 8 is etched and removed, thereby leaving thememory gate 8 on one side surface of theselective gate 6. - After removing the
photoresist layer 10, theunnecessary ONO film 7 left on the upper surface, one side surface and the like of theselective gate 6 is etched and removed as shown inFIG. 11 . At this time, it is difficult to remove theONO layer 7 on the side surface of theselective gate 6 by dry etching. TheONO layer 6 thereon is, therefore, removed by wet etching with which theONO layer 7 can be isotropically etched. The silicon dioxide layers in theONO layer 7 are etched by hydrofluoric acid, and the silicon nitride layer in theONO layer 7 is etched by phosphoric acid. - If the wet etching is performed on the
ONO layer 7, theONO layer 7 is retreated (side-etched) in a downward direction of thememory gate 8 below thesilicon dioxide layer 9 formed on the side surface of thememory gate 8 as shown in an enlarged view ofFIG. 11 . By setting a thickness of the silicon dioxide film 9 (thickness horizontal to the principal surface of the substrate 1) to be larger than a retreat amount of theONO film 7, it is possible to prevent an end of the side-etchedONO layer 7 from reaching the end of thememory gate 8. - As shown in
FIG. 12 , impurity (phosphorus or arsenic) ions are implanted into thesubstrate 1, thereby forming the n−-type semiconductor region 11. Thereafter, as shown inFIG. 13 , thesilicon dioxide layer 12 is deposited on thesubstrate 1 by the CVD and anisotropically etched, thereby forming the sidewall-shapedsilicon dioxide layer 12 on one side surface of each of theselective gate 6 and thememory gate 8. - As shown in
FIG. 14 , impurity (phosphorus or arsenic) ions are implanted into thesubstrate 1, thereby forming the n+-type semiconductor region 13 (source and/or drain) . The n+-type semiconductor region 13 on thememory gate 8 side is formed in a self-aligned fashion using thememory gate 8 and thesilicon dioxide layers memory gate 8 as a mask. Accordingly, the n+-type semiconductor region 13 and thememory gate 8 are formed to be isolated from each other by as much as thicknesses of thesilicon dioxide layers ONO layer 7 is located not just under thememory gate 8 but just under thesilicon dioxide layer 9. Due to this, when thesilicon dioxide layer 12 is deposited, a low breakdown voltage region is not generated in thesilicon dioxide layer 12 near the end of thememory gate 8. It is thereby possible to prevent the short-circuit between thememory gate 8 and the n+-type semiconductor region 13 caused by dielectric breakdown even if a high potential difference is generated between thememory gate 8 and the n+-type semiconductor region 13. - As shown in
FIG. 15 , theCo silicide layer 14 is formed on surfaces of theselective gate 6, thememory gate 8, and the n+-type semiconductor region 13. To form theCo silicide layer 14, a Co layer is deposited on thesubstrate 1 by sputtering, then, thesubstrate 1 is subjected to a heat treatment to react the Co layer with silicon (in thesubstrate 1, theselective gate 6, and the memory gate 8), and the remaining Co layer is etched and removed. - Next, the
silicon nitride layer 20 and thesilicon dioxide layer 21 are deposited on thesubstrate 1 by the CVD, and thesilicon nitride layer 20 and thesilicon dioxide layer 21 are then etched to form thecontact hole 18. After forming theplug 19 in thecontact hole 18, the bit line BL is formed on thesilicon dioxide layer 21, thereby completing the memory cell MC1 or MC2 shown inFIGS. 1 and 2 . Thereafter, a plurality of metal wirings is formed above the bit line BL through an interlayer insulating layer, which will not be described herein. - The semiconductor device thus fabricated is configured so that the end of the
ONO film 7 protrudes outside of the end of thememory gate 8 as shown inFIG. 15 . Namely, even if a high potential difference is generated between thememory gate 8 and the n+-type semiconductor region 13, the short-circuit between thememory gate 8 and the n+-type semiconductor region 13 caused by the dielectric breakdown can be prevented. - Moreover, even if the ONO layer is to be removed using isotropic etching for forming the
silicon dioxide layer 9 that functions as a mask on the side surface of the memory gate, it is possible to leave the ONO layer below the memory gate. - In the above-stated fabrication method, when impurities are implanted into the
substrate 1 to form the n−-type semiconductor region 11 (seeFIG. 12 ), the n−-type semiconductor region 11 on theselective gate 6 side and that on thememory gate 8 side are simultaneously formed. Alternatively, for example, as shown inFIGS. 16 and 17 , impurity ion implantation can be performed twice using two types of photoresist layers 20 and 21, and the n−-type semiconductor region 11 on theselective gate 6 side and that on thememory gate 8 side can be formed at different steps. In this alternative, impurity concentrations of the n−-type semiconductor region 11 can be optimized on theselective gate 6 side and thememory gate 8 side, respectively. - In the first embodiment, the impurity ions are implanted into the
substrate 1 to form the n−-type semiconductor region 11 as shown inFIG. 12 , and thesilicon dioxide layer 12 is then formed on one side surface of each of theselective gate 6 and thememory gate 8 as shown inFIG. 13 . - In a second embodiment, by contrast, impurity ions are implanted into the
substrate 1 to form the n−-type semiconductor region 11 as shown inFIG. 18 , and thesilicon dioxide layer 9 formed on side surface of thememory gate 8 is then etched and removed as shown inFIG. 19 . - As shown in
FIG. 20 , the sidewall-shapedsilicon dioxide layer 12 is formed on one side surface of each of theselective gate 6 and thememory gate 8. Thereafter, as shown inFIG. 21 , impurity ions are implanted into thesubstrate 1, thereby forming the n+-type semiconductor region 13 (source and/or drain). Subsequent steps are identical to those according to the first embodiment. - In a semiconductor device fabricated by a fabrication method according to the second embodiment, the n+-type semiconductor region 13 (source and/or drain) is formed after removal of the
silicon dioxide layer 9, whereby the n+-type semiconductor region 13 on thememory gate 8 side can be formed to be close to thememory gate 8, as compared with the first embodiment. Furthermore, ends of theONO layer 7 are located outside of the respective side surfaces of thememory gate 8, so that no low breakdown region is generated when thesilicon dioxide layer 12 is deposited. It is thereby possible to prevent the short-circuit between thememory gate 8 and the n+-type semiconductor region 13 caused by the dielectric breakdown even if a high voltage is applied between thememory gate 8 and the n+-type semiconductor region 13. - As shown in
FIG. 22 , after theselective gate 6 and theONO layer 7 are formed on thesubstrate 1, the n-type polycrystalline silicon layer deposited on theONO layer 7 is anisotropically etched, thereby forming sidewall-shapedmemory gates 8 on both side surfaces of theselective gate 6, respectively. The steps until forming the sidewall-shapedmemory gates 8 are identical to those according to the first embodiment as shown inFIGS. 3 to 7 . - In a third embodiment, one of the
memory gates 8 formed on the respective side surfaces of theselective gate 6 is covered with aphotoresist layer 22, and theother memory gate 8 is etched and removed, thereby leaving thememory gate 8 on one side surface of the selective gate as shown inFIG. 23 . - As shown in
FIG. 24 , after depositing thesilicon dioxide layer 9 on thesubstrate 1, thesilicon dioxide layer 9 is anisotropically etched. Sidewall-shapedsilicon dioxide layers 9 are thereby left on side surfaces of thememory gate 8 and those of theselective gate 6 as shown inFIG. 25 . - As shown in
FIG. 26 , thesilicon dioxide layer 9 on the side surfaces of theselective gate 6 is etched and removed using aphotoresist layer 23 as a mask. After thephotoresist layer 23 is removed, theunnecessary ONO layer 7 left on the upper surface, one side surface and the like of theselective gate 6 is etched and removed, as shown inFIG. 27 . Similarly to the first embodiment, in order to remove theONO layer 7, the wet etching with which theONO layer 7 can be isotropically etched is used. Subsequent steps are identical to those according to the first embodiment. - In the first embodiment, when the
memory gate 8 on one side surface of theselective gate 6 is etched and removed (seeFIG. 10 ), thesilicon dioxide layer 9 on the side surface of thememory gate 8 is also removed simultaneously with thememory gate 8. Namely, thememory gate 8 and thesilicon dioxide layer 9 different in etching selectivity rate are simultaneously removed, resulting in complicated process management. In the third embodiment, by contrast, thememory gate 8 and thesilicon dioxide layer 9 are removed at different steps, thereby making the complicated process management unnecessary. - In the first embodiment, after the
memory gates 8 are formed on the respective both side surfaces of theselective gate 6 as shown inFIG. 7 , thesilicon dioxide layer 9 deposited on thesubstrate 1 is anisotropically etched as shown inFIGS. 8 and 9 , thereby leaving the sidewall-shapedsilicon dioxide layer 9 on each side surface of theselective gate 6. - In a fourth embodiment, by contrast, after forming
memory gates 8 on the respective both side surfaces of theselective gate 6 as shown inFIG. 28 , apolycrystalline silicon layer 25 having a thickness of about 20 nanometers is deposited on thesubstrate 1 by the CVD as shown inFIG. 29 . Next, thepolycrystalline silicon layer 25 is anisotropically etched, thereby leaving the sidewall-shapedpolycrystalline silicon layer 25 on each side surface of theselective gate 6 as shown inFIG. 30 . In the first embodiment, thesilicon dioxide layer 9 is formed on each side surface of theselective gate 6. In the fourth embodiment, by contrast, thepolycrystalline silicon layer 25 is formed on each side surface of theselective gate 6. - As shown in
FIG. 31 , one of thememory gates 8 formed on the respective both side surfaces of theselective gate 6 is covered with aphotoresist layer 24, and theother memory gate 8 as well as thepolycrystalline silicon layer 25 on the side surface of thememory gate 8 is etched and removed, thereby leaving thememory gate 8 on one side surface of theselective gate 6. Subsequent steps are identical to those according to the first embodiment. - In the first embodiment, when the
memory gate 8 on one side surface of theselective gate 6 is etched and removed (seeFIG. 10 ), thesilicon dioxide layer 9 on the side surface of thememory gate 8 is also removed simultaneously with thememory gate 8. Namely, thememory gate 8 and thesilicon dioxide layer 9 different in etching selectivity rate are simultaneously removed, resulting in complicated process management. In the fourth embodiment, by contrast, thememory gate 8 and thepolycrystalline silicon layer 25 on the side surface of thememory gate 8 are made of the same material, thereby making the complicated process management unnecessary. - If the polycrystalline 25 containing impurities is formed on each of the side surfaces of the
selective gate 6 constituted by the n-type polycrystalline silicon layer, when a voltage is applied to theselective gate 6, the voltage is also applied to thepolycrystalline silicon layer 25. Namely, thepolycrystalline silicon layer 25 substantially functions as a part of theselective gate 6. Therefore, a high potential difference is generated between thepolycrystalline silicon layer 25 and the n+-type semiconductor region 13, and a strong voltage is applied to the low breakdown voltage region. - It is, therefore, preferable to constitute the
polycrystalline silicon layer 25 by undoped polycrystalline silicon into which no impurities are implanted. In this case, the voltage applied to theselective gate 6 is not applied to thepolycrystalline silicon layer 25, so that strong voltage is never applied to the low breakdown voltage region. Moreover, prior to the step of depositing thepolycrystalline silicon layer 25 on the substrate 1 (seeFIG. 29 ), a native oxide layer or a thin silicon dioxide layer can be formed on the surfaces of thememory gate 8. If so, a thin silicon dioxide layer is formed on an interface between thememory gate 8 and thepolycrystalline silicon layer 25. It is, therefore, possible to suppress diffusion of impurities in thememory gate 8 into thepolycrystalline silicon layer 25. - In the first to fourth embodiments, the MONOS nonvolatile memory having the split gate structure including the
selective gate 5 and thememory gate 6 has been described. However, the present invention is also applicable to a MONOS nonvolatile memory including a single memory gate. -
FIG. 32 is a cross-sectional view of a MONOS nonvolatile memory including asingle memory gate 31. InFIG. 32 ,reference symbol 30 denotes anONO layer 30 that constitutes a gate insulating film, 32 denotes an n−-type semiconductor region that constitutes an extension region for relaxing high electric field, 33 denotes an n+-type semiconductor region that constitutes a source or a drain of a transistor, and 34 and 35 denote sidewall-shaped silicon dioxide layers formed on side surfaces of thememory gate 31, respectively. Thesilicon dioxide layer 34 corresponds to thesilicon dioxide layer 12 according to the first to fourth embodiments, and thesilicon dioxide layer 35 corresponds to thesilicon dioxide layer 12 according to the first to fourth embodiments. - To form the memory cell thus configured, after the
ONO layer 30 is formed on thesubstrate 1, an n-type polycrystalline silicon layer deposited on theONO layer 30 is patterned to form thememory gate 31. Next, theONO layer 30 in regions other than the region below thememory gate 31 is etched and removed. However, if theONO layer 30 is removed by dry etching, thesubstrate 1 is damaged by the etching. TheONO layer 30 is, therefore, removed by wet etching that does not damage thesubstrate 1. If so, as shown inFIG. 33 , ends of theONO layer 30 are side-etched and retreated inward with respect to the respective side surfaces of thememory gate 31. As a result, a short-circuit tends to occur between thememory gate 31 and the n+-type semiconductor region 33 caused by the dielectric breakdown. To prevent the short-circuit, after the sidewall-shaped silicon dioxide layers 34 are formed on the respective side surfaces of thememory gate 31, theONO layer 30 is wet-etched, as shown inFIG.32 . -
FIG. 34 is a example of fabrication of the memory applying the fabrication method according to the second embodiment. Namely, the sidewall-shaped silicon dioxide layers 34 are formed on the side surfaces of thememory gate 31, theONO layer 30 in the regions other than the region below thememory gate 31 is removed by the wet etching, and the silicon dioxide layers 34 are then removed. According to the fabrication method, the ends of theONO layer 30 are located outside of the respective side surfaces of thememory gate 31 by removing the silicon dioxide layers 34. Therefore, no low breakdown voltage region is generated when thesilicon dioxide layer 35 is deposited. It is thereby possible to prevent the short-circuit between thememory gate 31 and the n+-type semiconductor region 33 caused by the dielectric breakdown even if high voltage is applied between thememory gate 31 and the n+-type semiconductor region 33. - The present invention has been specifically described with reference to the embodiments so far. However, it goes without saying that the present invention is not limited to the embodiments but that various changes and modifications can be made of the present invention without departure of the scope of the invention.
- According to the invention disclosed in the specification of the present application, the ends of the ONO layer below the memory gate protrude outside of the memory gate. Due to this, no low breakdown voltage region is generated in a second insulating layer near each end of the memory gate. Therefore, it is possible to realize the semiconductor device capable of preventing the short-circuit between the memory gate and the semiconductor substrate caused by the dielectric breakdown even if a high potential difference is generated between the memory gate and the semiconductor substrate while the memory cell operates.
- Moreover, even if isotropic etching is performed after the memory gate is formed, to form the mask outside the memory gate further, the semiconductor device can be fabricated without removing the ONO layer below the memory gate.
- The present invention is effective to be used for a nonvolatile semiconductor memory device including a memory cell that includes a charge trapped layer constituted by a silicon nitride layer.
Claims (4)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006067088A JP4646837B2 (en) | 2006-03-13 | 2006-03-13 | Manufacturing method of semiconductor device |
JPJP2006-067088 | 2006-03-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
US7259422B1 US7259422B1 (en) | 2007-08-21 |
US20070210371A1 true US20070210371A1 (en) | 2007-09-13 |
Family
ID=38373983
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/653,832 Expired - Fee Related US7259422B1 (en) | 2006-03-13 | 2007-01-17 | Nonvolatile semiconductor memory device and its fabrication method |
Country Status (2)
Country | Link |
---|---|
US (1) | US7259422B1 (en) |
JP (1) | JP4646837B2 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080290400A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US20080293255A1 (en) * | 2007-05-25 | 2008-11-27 | Krishnaswamy Ramkumar | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US20100144108A1 (en) * | 2004-06-30 | 2010-06-10 | Takeshi Sakai | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US20110260228A1 (en) * | 2010-04-26 | 2011-10-27 | Renesas Electronics Corporation | Semiconductor device |
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9355849B1 (en) | 2007-05-25 | 2016-05-31 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9391178B2 (en) | 2012-03-21 | 2016-07-12 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
US9825049B2 (en) | 2011-10-04 | 2017-11-21 | Renesas Electronics Corporation | Semiconductor device and manufacturing method of semiconductor device |
US9929240B2 (en) | 2007-05-25 | 2018-03-27 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10615289B2 (en) | 2007-12-12 | 2020-04-07 | Longitude Flash Memory Solutions Ltd. | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4764773B2 (en) * | 2006-05-30 | 2011-09-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2009271966A (en) * | 2008-05-01 | 2009-11-19 | Renesas Technology Corp | Nonvolatile semiconductor memory |
KR101572482B1 (en) * | 2008-12-30 | 2015-11-27 | 주식회사 동부하이텍 | Method Manufactruing of Flash Memory Device |
JP5538838B2 (en) | 2009-11-25 | 2014-07-02 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP6440507B2 (en) * | 2015-01-27 | 2018-12-19 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US10504913B2 (en) * | 2016-11-28 | 2019-12-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing embedded non-volatile memory |
JP6889001B2 (en) | 2017-03-30 | 2021-06-18 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor devices |
US10276728B2 (en) | 2017-07-07 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device including non-volatile memory cells |
CN111370420B (en) * | 2020-03-18 | 2023-08-22 | 上海华虹宏力半导体制造有限公司 | Preparation method of SONOS memory device and SONOS memory device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5108939A (en) * | 1990-10-16 | 1992-04-28 | National Semiconductor Corp. | Method of making a non-volatile memory cell utilizing polycrystalline silicon spacer tunnel region |
US5284784A (en) * | 1991-10-02 | 1994-02-08 | National Semiconductor Corporation | Buried bit-line source-side injection flash memory cell |
US5969383A (en) * | 1997-06-16 | 1999-10-19 | Motorola, Inc. | Split-gate memory device and method for accessing the same |
US6194272B1 (en) * | 1998-05-19 | 2001-02-27 | Mosel Vitelic, Inc. | Split gate flash cell with extremely small cell size |
US6477084B2 (en) * | 1998-05-20 | 2002-11-05 | Saifun Semiconductors Ltd. | NROM cell with improved programming, erasing and cycling |
US20040119107A1 (en) * | 2002-12-04 | 2004-06-24 | Digh Hisamoto | Fabrication method and structure of semiconductor non-volatile memory device |
US20050029567A1 (en) * | 2003-06-30 | 2005-02-10 | Seiko Epson Corporation | Semiconductor storage device and method of manufacturing the same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002352040A (en) | 2001-05-29 | 2002-12-06 | Nippon Telegr & Teleph Corp <Ntt> | Method, device, and program for collecting and managing environmental examination data and recording medium with this program recorded |
KR100395755B1 (en) * | 2001-06-28 | 2003-08-21 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
JP4601287B2 (en) * | 2002-12-26 | 2010-12-22 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device |
JP4758625B2 (en) * | 2004-08-09 | 2011-08-31 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
-
2006
- 2006-03-13 JP JP2006067088A patent/JP4646837B2/en not_active Expired - Fee Related
-
2007
- 2007-01-17 US US11/653,832 patent/US7259422B1/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5108939A (en) * | 1990-10-16 | 1992-04-28 | National Semiconductor Corp. | Method of making a non-volatile memory cell utilizing polycrystalline silicon spacer tunnel region |
US5284784A (en) * | 1991-10-02 | 1994-02-08 | National Semiconductor Corporation | Buried bit-line source-side injection flash memory cell |
US5969383A (en) * | 1997-06-16 | 1999-10-19 | Motorola, Inc. | Split-gate memory device and method for accessing the same |
US6194272B1 (en) * | 1998-05-19 | 2001-02-27 | Mosel Vitelic, Inc. | Split gate flash cell with extremely small cell size |
US6477084B2 (en) * | 1998-05-20 | 2002-11-05 | Saifun Semiconductors Ltd. | NROM cell with improved programming, erasing and cycling |
US20040119107A1 (en) * | 2002-12-04 | 2004-06-24 | Digh Hisamoto | Fabrication method and structure of semiconductor non-volatile memory device |
US20050029567A1 (en) * | 2003-06-30 | 2005-02-10 | Seiko Epson Corporation | Semiconductor storage device and method of manufacturing the same |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110024820A1 (en) * | 2004-06-30 | 2011-02-03 | Takeshi Sakai | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US8390048B2 (en) * | 2004-06-30 | 2013-03-05 | Renesas Electronics Corporation | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US20100144108A1 (en) * | 2004-06-30 | 2010-06-10 | Takeshi Sakai | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US7863135B2 (en) * | 2004-06-30 | 2011-01-04 | Renesas Electronics Corporation | Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device |
US9355849B1 (en) | 2007-05-25 | 2016-05-31 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10699901B2 (en) | 2007-05-25 | 2020-06-30 | Longitude Flash Memory Solutions Ltd. | SONOS ONO stack scaling |
US8283261B2 (en) * | 2007-05-25 | 2012-10-09 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US20080293255A1 (en) * | 2007-05-25 | 2008-11-27 | Krishnaswamy Ramkumar | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US8614124B2 (en) | 2007-05-25 | 2013-12-24 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US11784243B2 (en) | 2007-05-25 | 2023-10-10 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US8993453B1 (en) | 2007-05-25 | 2015-03-31 | Cypress Semiconductor Corporation | Method of fabricating a nonvolatile charge trap memory device |
US11721733B2 (en) | 2007-05-25 | 2023-08-08 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US20150187960A1 (en) | 2007-05-25 | 2015-07-02 | Cypress Semiconductor Corporation | Radical Oxidation Process For Fabricating A Nonvolatile Charge Trap Memory Device |
US11456365B2 (en) | 2007-05-25 | 2022-09-27 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9349877B1 (en) | 2007-05-25 | 2016-05-24 | Cypress Semiconductor Corporation | Nitridation oxidation of tunneling layer for improved SONOS speed and retention |
US20080290400A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US11222965B2 (en) | 2007-05-25 | 2022-01-11 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US11056565B2 (en) | 2007-05-25 | 2021-07-06 | Longitude Flash Memory Solutions Ltd. | Flash memory device and method |
US9929240B2 (en) | 2007-05-25 | 2018-03-27 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9997641B2 (en) | 2007-05-25 | 2018-06-12 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US10304968B2 (en) | 2007-05-25 | 2019-05-28 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US10312336B2 (en) | 2007-05-25 | 2019-06-04 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10446656B2 (en) | 2007-05-25 | 2019-10-15 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10593812B2 (en) | 2007-05-25 | 2020-03-17 | Longitude Flash Memory Solutions Ltd. | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US10903068B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10903342B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10896973B2 (en) | 2007-05-25 | 2021-01-19 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10615289B2 (en) | 2007-12-12 | 2020-04-07 | Longitude Flash Memory Solutions Ltd. | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US20110260228A1 (en) * | 2010-04-26 | 2011-10-27 | Renesas Electronics Corporation | Semiconductor device |
US20150236170A1 (en) * | 2010-04-26 | 2015-08-20 | Renesas Electronics Corporation | Semiconductor device |
US9041145B2 (en) * | 2010-04-26 | 2015-05-26 | Renesas Electronics Corporation | Semiconductor device |
US9825049B2 (en) | 2011-10-04 | 2017-11-21 | Renesas Electronics Corporation | Semiconductor device and manufacturing method of semiconductor device |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
US9391178B2 (en) | 2012-03-21 | 2016-07-12 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JP4646837B2 (en) | 2011-03-09 |
JP2007243095A (en) | 2007-09-20 |
US7259422B1 (en) | 2007-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7259422B1 (en) | Nonvolatile semiconductor memory device and its fabrication method | |
US9825049B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US9159843B2 (en) | Semiconductor device and method of manufacturing the same | |
US7227234B2 (en) | Embedded non-volatile memory cell with charge-trapping sidewall spacers | |
JP5538838B2 (en) | Semiconductor device and manufacturing method thereof | |
US7709315B2 (en) | Semiconductor device and method of manufacturing the same | |
US9231115B2 (en) | Semiconductor device and manufacturing method thereof | |
US20090050956A1 (en) | Semiconductor memory device and method of manufacturing the same | |
KR101117857B1 (en) | Nonvolatile semiconductor memory and making method thereof | |
JP5007017B2 (en) | Manufacturing method of semiconductor device | |
US8319274B2 (en) | Semiconductor device | |
JP5707224B2 (en) | Semiconductor device and manufacturing method thereof | |
JP5538828B2 (en) | Semiconductor device and manufacturing method thereof | |
JP5161494B2 (en) | Semiconductor memory device | |
CN109994542B (en) | Semiconductor device and method for manufacturing the same | |
US7923765B2 (en) | Non-volatile memory device | |
US7898016B2 (en) | CMOS semiconductor non-volatile memory device | |
US7265413B2 (en) | Semiconductor memory with vertical memory transistors and method for fabricating it | |
JP5214700B2 (en) | Semiconductor device | |
JP2011210777A (en) | Semiconductor device and manufacturing method of the same | |
JP2013077841A (en) | Semiconductor device | |
JP2012094790A (en) | Semiconductor device and method for manufacturing the same | |
JP2006080567A (en) | Semiconductor integrated circuit device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HISAMOTO, DIGH;YASUI, KAN;KIMURA, SHINICHIRO;AND OTHERS;REEL/FRAME:018823/0893;SIGNING DATES FROM 20061221 TO 20061226 |
|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: RE-RECORD TO CORRECT ASSIGNOR NAME PREVIOUSLY RECORDED AT R/F 018823/0893;ASSIGNORS:HISAMOTO, DIGH;YASUI, KAN;KIMURA, SHINICHIRO;AND OTHERS;REEL/FRAME:019230/0173;SIGNING DATES FROM 20061221 TO 20061226 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:024953/0404 Effective date: 20100401 Owner name: NEC ELECTRRONICS CORPORATION, JAPAN Free format text: MERGER;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024933/0869 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001 Effective date: 20150806 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190821 |