US20070281441A1 - Semiconductor substrate and process for producing it - Google Patents

Semiconductor substrate and process for producing it Download PDF

Info

Publication number
US20070281441A1
US20070281441A1 US11/775,475 US77547507A US2007281441A1 US 20070281441 A1 US20070281441 A1 US 20070281441A1 US 77547507 A US77547507 A US 77547507A US 2007281441 A1 US2007281441 A1 US 2007281441A1
Authority
US
United States
Prior art keywords
layer
silicon
germanium
wafer
crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/775,475
Inventor
Dirk Dantz
Andreas Huber
Reinhold Wahlich
Brian Murphy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siltronic AG
Original Assignee
Siltronic AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siltronic AG filed Critical Siltronic AG
Priority to US11/775,475 priority Critical patent/US20070281441A1/en
Publication of US20070281441A1 publication Critical patent/US20070281441A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/0245Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02513Microstructure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02658Pretreatments

Definitions

  • the invention relates to a semiconductor substrate, comprising a relaxed, single-crystal layer containing silicon and germanium which lies at the surface, as well as a process for producing this semiconductor substrate.
  • sSOI and SGOI substrates are distinguished by an electrically insulating layer or an electrically insulating support material.
  • an sSOI substrate a thin, single-crystal, strained silicon layer is in direct contact with the insulator.
  • an SGOI substrate has one or more layers containing silicon and germanium in a predetermined composition (Si x Ge 1-x with 0 ⁇ x ⁇ 1) on the insulator. This layer or combination of layers is also referred to below as a “silicon-germanium layer”.
  • a thin, single-crystal, strained silicon layer can in turn be applied to the surface of the silicon-germanium layer.
  • a thin layer consisting of silicon-germanium is separated from a donor wafer by means of mechanical forces, with the free surface of the layer which is to be transferred usually being bonded to a handle wafer before the separation operation.
  • a strained silicon layer is also transferred from the donor wafer to the handle wafer.
  • the first step of producing an sSOI or SGOI substrate is to prepare a donor wafer.
  • a relaxed silicon-germanium layer must first of all be produced on a silicon wafer, and this silicon-germanium layer is in a further step transferred to the handle wafer.
  • a plurality of silicon-germanium layers with an increasing germanium content are deposited epitaxially on the silicon wafer, thereby producing lattice matching between silicon and silicon-germanium.
  • a silicon-germanium layer with a constant germanium content deposited thereon serves for mechanical stress relief, so that silicon-germanium with its natural lattice constant (i.e. relaxed silicon-germanium with a composition of Si x Ge 1-x with 0 ⁇ x ⁇ 1) is present at the surface.
  • the surface roughness which is produced during this process can optionally be reduced by subsequent and/or intervening polishing steps.
  • This process requires the epitaxial deposition of layers with a total thickness of approximately 5 ⁇ m and is very expensive on account of the long process time associated therewith. Moreover, the process requires a repeated change between epitaxial deposition and polishing, and therefore a large number of individual process steps. The process leads to dislocation densities in the region of 10 5 /cm 2 .
  • the layer sequence with a gradually increasing germanium content is dispensed with, and instead a thin silicon-germanium layer of the desired composition is deposited immediately.
  • the layer thickness is kept below the limit beyond which misfit dislocations are formed.
  • This initially still strained silicon-germanium layer is then relaxed by the silicon-crystal bond which is present directly below the silicon-germanium layer being weakened. This is achieved by implantation of gas ions (for example hydrogen or helium ions) and a subsequent heat treatment.
  • gas ions for example hydrogen or helium ions
  • the implanted ions form gas bubbles which break open the silicon-crystal bond and thus mechanically decouple the silicon-germanium layer and a silicon layer beneath it, which is only very thin, from the remainder of the silicon wafer, which ultimately leads to the relaxation of the silicon-germanium layer.
  • One drawback is the complex implantation step and the formation of microcracks during the formation of gas bubbles, which leads to the destruction of the layer. This process also produces a high dislocation density. Only if an sSOI substrate is to be produced a thin, strained silicon layer is additionally deposited epitaxially on the relaxed silicon-germanium layer.
  • a superficial layer of the donor wafer (a silicon-germanium layer in the case of SGOI and additionally a strained silicon layer in the case of sSOI) is transferred to a handle wafer.
  • the handle wafer either consists entirely of an electrically insulating material or bears an electrically insulating layer at least at its surface.
  • a number of processes are also known for this second step. The most customary is the process known under the name Smart Cut® (EP533551A1).
  • Smart Cut® EP533551A1
  • first of all hydrogen ions are implanted into the surface of the donor wafer. After bonding to a handle wafer, a layer with hydrogen-filled cavities is produced by a heat treatment at approximately 500° C. The separation of this layer is effected by an increasing gas pressure.
  • the surface roughness produced during separation of the donor wafer along the prepared separating layer is so high that the substrate cannot be used to fabricate electronic components without any further treatment, for example a polishing or a smoothing heat treatment.
  • an object of the present invention is to provide an efficient method of producing sSOI or SGOI substrates which, on the one hand, does not require the expensive deposition of very thick silicon-germanium layers on the donor wafer, and on the other hand, leads to a low surface roughness after the thin layer has been transferred to the handle wafer.
  • the thickness of the single-crystal layer is preferably in the range from 5 nm to 3 ⁇ m. It is preferable for the germanium content at the surface of the layer to be in the range from 10% by weight to 60% by weight.
  • a first process for producing a semiconductor substrate comprising the following steps, in the order given:
  • This semiconductor substrate according to the invention can be used as a donor wafer for the production of SGOI substrates.
  • the semiconductor substrate is bonded at the surface which bears the silicon-germanium layer, to a suitable handle wafer, which consists of an electrically insulating material or at least bears an electrically insulating layer at its surface.
  • the donor wafer is split along the layer containing the cavities, so that the silicon-germanium layer remains on the handle wafer.
  • the semiconductor substrate according to the invention can also be used as a donor wafer for the production of sSOI substrates.
  • a strained silicon layer is deposited on the surface of the layer containing silicon and germanium, beneath which the layer comprising the cavities is located.
  • the semiconductor substrate, at the surface which bears the strained silicon layer is bonded to a suitable handle wafer, which consists of an electrically insulating material or at least bears an electrically insulating layer at its surface.
  • the donor wafer is split along the layer containing the cavities, so that the strained silicon layer and the silicon-germanium layer above it remain on the handle wafer.
  • the silicon-germanium layer can then be removed, so as to produce an sSOI substrate in which a strained silicon layer located at the surface is in direct contact with an electrical insulator.
  • the invention also relates to an sSOI wafer, comprising a handle wafer and a strained silicon layer lying at the surface, the silicon phonon line of the strained silicon layer at room temperature in the Raman spectrum differing by at least 2 cm ⁇ 1 , preferably by at least 4 cm ⁇ 1 , from the phonon line of unstrained silicon, and the strained silicon layer being 50 nm or less thick, having a layer thickness uniformity (6 ⁇ ) of 5% or less and having an HF defect density of 1/cm 2 or less.
  • the position of the silicon phonon line in the Raman spectrum at room temperature is a direct measure of the degree of straining of the silicon layer.
  • the silicon phonon line of an unstrained silicon layer is 520 cm ⁇ 1 at room temperature.
  • the position of the silicon phonon line is shifted by about 8 cm ⁇ 1 in a strained silicon layer with 1% lattice mismatch (strain).
  • the semiconductor substrate according to the invention bears a very thin, single-crystal, relaxed layer containing silicon and germanium at its surface.
  • stresses are formed in the crystal lattice which are compensated for by plastic deformation, i.e. by the formation of dislocations.
  • the layer comprising cavities located directly beneath the silicon-germanium layer is less mechanically stable than the silicon-germanium layer itself. Therefore, the stresses in the crystal lattice are primarily reduced by the formation of dislocations in the webs of material which are present between the cavities and bond the layer to the remainder of the substrate.
  • the silicon-germanium layer on the one hand relaxes even at a low thickness through the formation of dislocations.
  • these dislocations are predominantly formed in the webs of material between the cavities and in an optional thin silicon layer which may be present between the layer comprising the cavities and the silicon-germanium layer. Consequently, the dislocation density in the silicon-germanium layer itself is considerably lower than in the case of silicon-germanium layers of the prior art which are of the same thickness. Consequently, the silicon-germanium layer of the donor wafer according to the invention can be considerably thinner than in accordance with the prior art, so that the layer can be produced considerably more quickly and therefore at lower cost without having to accept an increase in the dislocation density.
  • the semiconductor substrate according to the invention is produced without ion implantation. Microcracks caused by the formation of gas bubbles and an associated destruction of the layer containing silicon and germanium can therefore be avoided.
  • the silicon-germanium layer is preferably produced by epitaxial deposition.
  • CVD chemical vapor deposition
  • suitable gaseous starting compounds containing silicon and/or germanium at the hot surface of the substrate in a CVD reactor is particularly preferred.
  • the recesses in the silicon or silicon-germanium surface are arranged periodically. They can be produced, for example, by lithography and trench etching (cf. for example WO03/003430A2).
  • the heat treatment for closing up the recesses at the surface is generally carried out at a temperature in the range from 700 to 1370° C., preferably 900 to 1250° C., and most preferably 950 to 1150° C., and at a pressure in the range from 1 to 100 Torr, preferably 1 to 50 Torr and most preferably 5 to 20 Torr.
  • the heat treatment can be carried out in all atmospheres which prevent the formation of an oxide layer (native oxide) on the silicon or silicon-germanium surface, preferably in reducing gases and gas mixtures or inert gases and gas mixtures.
  • An atmosphere which contains hydrogen or argon or mixtures of hydrogen and argon is preferred.
  • the process conditions are selected in such a way that it is possible to achieve the highest possible surface mobility of the silicon or germanium atoms.
  • the heat treatment generally lasts from 3 seconds to 6 hours, preferably from 1 minute to 30 minutes.
  • the duration of the heat treatment is controlled in such a way that after it has ended, the recesses are closed off at the surface but the individual cavities formed from the individual recesses have not yet merged into one another.
  • the strained silicon layer which is required for some embodiments of the invention is likewise preferably produced by epitaxial deposition.
  • CVD deposition through the decomposition of suitable gaseous starting compounds containing silicon at the hot silicon-germanium surface of the substrate in a CVD reactor is particularly preferred.
  • the semiconductor substrate according to the invention is preferably used as a donor wafer for layer transfer.
  • the semiconductor substrate is bonded to a handle wafer at the prepared surface which bears the layer to be transferred, in a conventional manner.
  • an electrically insulating handle wafer for example consisting of quartz, glass or sapphire
  • the surface of the donor wafer and/or of the handle wafer is provided with an insulating layer, for example an oxide layer, prior to the bonding operation.
  • the handle wafer used to be a silicon wafer, in particular a single-crystal silicon wafer, the surface of which is oxidized, so that a silicon oxide layer forms the electrically insulating layer. Processes for producing this insulating layer and for bonding wafers are known to those skilled in the art.
  • the semiconductor substrate which has been bonded to the handle wafer is then split along the layer containing cavities.
  • the split may be produced, for example, by chemical, mechanical or thermal means. These options may also be combined.
  • the processes are described in more detail in WO03/003430A2. It is preferable for the split to be effected thermally, since this is a particularly gentle process which leads to a low roughness of the surfaces formed during the split.
  • the heat treatment boosts the bonding force between the handle wafer and semiconductor substrate.
  • the conditions used for the thermal splitting are likewise described in more detail in WO03/003430A2.
  • a very good layer thickness uniformity (6 ⁇ ; i.e. the value of the standard deviation from the mean layer thickness multiplied by six) of 5% or less (based on the mean layer thickness) is achieved for a layer thickness of 50 nm or less, and on the other hand the density of the HF defects can be reduced compared to the known processes, to 1/cm 2 or less.
  • Preferred process sequence 1 production of an SGOI substrate:
  • the separation of the thin layer from the donor wafer can also be carried out with the assistance of mechanical forces.
  • Periodically arranged recesses with a round cross section were produced in the surface of a single-crystal silicon wafer by means of lithography and ion beam etching in accordance with the prior art.
  • the depth of the recesses was 3.5 ⁇ m, their diameter was 0.4 ⁇ m and the center-to-center distance of the recesses was 0.8 ⁇ m.
  • the recesses were closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon layer and a layer of periodically arranged cavities beneath it. The heat treatment lasted for 10 minutes.
  • a silicon-germanium layer was deposited epitaxially on the newly formed single-crystal silicon surface.
  • the silicon-germanium layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface.
  • a commercially available bonder was used for this purpose.
  • the pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours with a maximum temperature of 1100° C.
  • the pressure was 760 Torr, and the atmosphere gas selected was argon.
  • This heat treatment increased the strength of the bonding between the two wafers.
  • the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer from the remainder of the donor wafer.
  • the silicon layer which was now arranged above the silicon-germanium layer was oxidized and the oxide layer was then removed.
  • the thin, single-crystal silicon-germanium layer was then bonded only to the oxide layer, resulting in an SGOI substrate.
  • Periodically arranged recesses with a round cross section were produced in the surface of a single-crystal silicon wafer by means of lithography and ion beam etching in accordance with the prior art. Then, the recesses were closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon layer and a layer of periodically arranged cavities beneath it. The heat treatment lasted for 10 minutes. Next, a silicon-germanium layer was epitaxially deposited on the newly formed single-crystal silicon surface, and a strained silicon layer was in turn deposited epitaxially on the silicon-germanium layer.
  • the strained silicon layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface.
  • a commercially available bonder was used for this purpose.
  • the pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours and with a maximum temperature of 1100° C.
  • the pressure was 760 Torr and the atmosphere gas selected was Ar.
  • This heat treatment increased the strength of the bonding between the two wafers.
  • the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer and the strained silicon layer from the remainder of the donor wafer.
  • the silicon layer which was now arranged above the silicon-germanium layer and the silicon-germanium layer itself were oxidized, and the oxide layer was then removed.
  • the thin, single-crystal strained silicon layer was then bonded only to the oxide layer, resulting in an sSOI substrate.
  • a silicon-germanium layer with a thickness of approx. 2 ⁇ m was deposited on the surface of a single-crystal silicon wafer.
  • Periodically arranged recesses with a round cross section were produced on the surface of this silicon-germanium layer by means of lithography and ion beam etching in accordance with the prior art.
  • the depth of the recesses was 1.7 ⁇ m, their diameter was 0.2 ⁇ m and the center-to-center distance of the recesses was 0.4 ⁇ m.
  • the recesses were then closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon-germanium layer and a layer of periodically arranged cavities beneath it.
  • the heat treatment lasted for 10 minutes.
  • the silicon-germanium layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface.
  • a commercially available bonder was used for this purpose.
  • the pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours with a maximum temperature of 1100° C.
  • the pressure was 10 Torr and the atmosphere gas selected was argon.
  • This heat treatment increased the strength of the bonding between the two wafers.
  • the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer from the remainder of the donor wafer.
  • the silicon layer which was then arranged above the silicon-germanium layer was oxidized and the oxide layer was then removed.
  • the thin, single-crystal silicon-germanium layer was then only bonded to the oxide layer, resulting in an SGOI substrate.
  • the transferred silicon-germanium layer had a thickness of approx. 1 ⁇ m.
  • a silicon-germanium layer with a thickness of approx. 2 ⁇ m was epitaxially deposited on the surface of a single-crystal silicon wafer.
  • Periodically arranged recesses with a round cross section were produced on the surface of this silicon-germanium layer by means of lithography and ion beam etching in accordance with the prior art.
  • the depth of the recesses was 1.7 ⁇ m, their diameter was 0.2 ⁇ m and the center-to-center distance of the recesses was 0.4 ⁇ m.
  • the recesses were closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon-germanium layer and a layer of periodically arranged cavities beneath it.
  • the heat treatment lasted for 10 minutes.
  • a silicon layer with a thickness of 50 nm was deposited epitaxially on the relaxed silicon-germanium layer; on account of the different lattice parameters compared to the silicon-germanium layer beneath it, this silicon layer was strained.
  • the strained silicon layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface.
  • a commercially available bonder was used for this purpose.
  • the pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours with a maximum temperature of 1100° C.
  • the pressure was 10 Torr and the atmosphere gas selected was Ar. This heat treatment increased the strength of the bonding between the two wafers.
  • the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer and the strained silicon layer from the remainder of the donor wafer.
  • the total thickness of the transferred layer was approx. 1.05 ⁇ m.
  • the silicon layer which was now arranged above the silicon-germanium layer and the silicon-germanium layer itself were oxidized, and then the oxide layer was removed.
  • the thin, single-crystal strained silicon layer was then bonded only to the oxide layer, resulting in an sSOI substrate.

Abstract

A semiconductor substrate useful as a donor wafer is a single-crystal silicon wafer having a relaxed, single-crystal layer containing silicon and germanium on its surface, the germanium content at the surface of the layer being in the range from 10% by weight to 100% by weight, and a layer of periodically arranged cavities below the surface. The invention also relates to a process for producing this semiconductor substrate and to an sSOI wafer produced from this semiconductor substrate.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The invention relates to a semiconductor substrate, comprising a relaxed, single-crystal layer containing silicon and germanium which lies at the surface, as well as a process for producing this semiconductor substrate.
  • 2. Background Art
  • Prior art has disclosed sSOI and SGOI substrates (strained silicon on insulator and silicon-germanium on insulator, respectively). sSOI substrates and SGOI substrates are distinguished by an electrically insulating layer or an electrically insulating support material. In the case of an sSOI substrate, a thin, single-crystal, strained silicon layer is in direct contact with the insulator. By contrast, an SGOI substrate has one or more layers containing silicon and germanium in a predetermined composition (SixGe1-x with 0<x<1) on the insulator. This layer or combination of layers is also referred to below as a “silicon-germanium layer”. A thin, single-crystal, strained silicon layer can in turn be applied to the surface of the silicon-germanium layer.
  • In all the known processes for producing sSOI or SGOI substrates, a thin layer consisting of silicon-germanium is separated from a donor wafer by means of mechanical forces, with the free surface of the layer which is to be transferred usually being bonded to a handle wafer before the separation operation. In the case of the sSOI substrate, in addition to the silicon-germanium layer a strained silicon layer is also transferred from the donor wafer to the handle wafer.
  • The first step of producing an sSOI or SGOI substrate is to prepare a donor wafer. In both cases, a relaxed silicon-germanium layer must first of all be produced on a silicon wafer, and this silicon-germanium layer is in a further step transferred to the handle wafer. Two fundamentally different processes are known for this purpose:
  • In the first process, a plurality of silicon-germanium layers with an increasing germanium content (graded buffer layer) are deposited epitaxially on the silicon wafer, thereby producing lattice matching between silicon and silicon-germanium. A silicon-germanium layer with a constant germanium content deposited thereon serves for mechanical stress relief, so that silicon-germanium with its natural lattice constant (i.e. relaxed silicon-germanium with a composition of SixGe1-x with 0<x<1) is present at the surface. The surface roughness which is produced during this process can optionally be reduced by subsequent and/or intervening polishing steps. This process requires the epitaxial deposition of layers with a total thickness of approximately 5 μm and is very expensive on account of the long process time associated therewith. Moreover, the process requires a repeated change between epitaxial deposition and polishing, and therefore a large number of individual process steps. The process leads to dislocation densities in the region of 105/cm2.
  • In the second known process, the layer sequence with a gradually increasing germanium content is dispensed with, and instead a thin silicon-germanium layer of the desired composition is deposited immediately. In this case, the layer thickness is kept below the limit beyond which misfit dislocations are formed. This initially still strained silicon-germanium layer is then relaxed by the silicon-crystal bond which is present directly below the silicon-germanium layer being weakened. This is achieved by implantation of gas ions (for example hydrogen or helium ions) and a subsequent heat treatment. During heat treatment, the implanted ions form gas bubbles which break open the silicon-crystal bond and thus mechanically decouple the silicon-germanium layer and a silicon layer beneath it, which is only very thin, from the remainder of the silicon wafer, which ultimately leads to the relaxation of the silicon-germanium layer. One drawback is the complex implantation step and the formation of microcracks during the formation of gas bubbles, which leads to the destruction of the layer. This process also produces a high dislocation density. Only if an sSOI substrate is to be produced a thin, strained silicon layer is additionally deposited epitaxially on the relaxed silicon-germanium layer.
  • In the second step of this second process, a superficial layer of the donor wafer (a silicon-germanium layer in the case of SGOI and additionally a strained silicon layer in the case of sSOI) is transferred to a handle wafer. The handle wafer either consists entirely of an electrically insulating material or bears an electrically insulating layer at least at its surface. A number of processes are also known for this second step. The most customary is the process known under the name Smart Cut® (EP533551A1). In this process, first of all hydrogen ions are implanted into the surface of the donor wafer. After bonding to a handle wafer, a layer with hydrogen-filled cavities is produced by a heat treatment at approximately 500° C. The separation of this layer is effected by an increasing gas pressure.
  • In all the known processes for producing sSOI or SGOI substrates, the surface roughness produced during separation of the donor wafer along the prepared separating layer is so high that the substrate cannot be used to fabricate electronic components without any further treatment, for example a polishing or a smoothing heat treatment.
  • SUMMARY OF THE INVENTION
  • Therefore, an object of the present invention is to provide an efficient method of producing sSOI or SGOI substrates which, on the one hand, does not require the expensive deposition of very thick silicon-germanium layers on the donor wafer, and on the other hand, leads to a low surface roughness after the thin layer has been transferred to the handle wafer. These and other objects are achieved by providing a semiconductor substrate, comprising a single-crystal silicon wafer, a relaxed, single-crystal layer containing silicon and germanium which lies on the surface, the germanium content at the surface of the layer being in the range from 10% by weight to 100% by weight, and a layer of periodically arranged cavities below said surface.
  • The thickness of the single-crystal layer is preferably in the range from 5 nm to 3 μm. It is preferable for the germanium content at the surface of the layer to be in the range from 10% by weight to 60% by weight.
  • The objects are also achieved by a first process for producing a semiconductor substrate, comprising the following steps, in the order given:
      • production of a layer containing periodically arranged recesses at the surface of a single-crystal silicon wafer, and
      • heat treatment of the single-crystal silicon wafer until a continuous layer consisting of single-crystal silicon has formed at the surface, with a layer of periodically arranged cavities beneath it,
        wherein after the heat treatment, a single-crystal, relaxed layer with a thickness of from 5 nm to 3 μm, which contains silicon and germanium, is deposited on the continuous layer at the surface, the germanium content at the surface of the relaxed layer being in the range from 10% by weight to 100% by weight.
  • The objects are also achieved by a second process for producing a semiconductor substrate, comprising the following steps, in the order given:
      • deposition of a layer containing silicon and germanium on the surface of a single-crystal silicon wafer, the layer being from 5 nm to 3 μm thick and having a germanium content at the surface of the layer in the range from 10% by weight to 100% by weight,
      • production of a layer containing periodically arranged recesses at that surface of the single-crystal silicon wafer which is covered by the layer containing silicon and germanium, and
      • heat treatment of the single-crystal silicon wafer until a continuous, single-crystal, relaxed layer containing silicon and germanium has formed at the surface, with a layer of periodically arranged cavities beneath it.
  • In this second process, unlike in the first process, the deposition of the layer containing silicon and germanium takes place prior to the production of the recesses and the heat treatment during which the recesses are closed up at the surface. Both processes lead to the semiconductor substrate described.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT(S)
  • This semiconductor substrate according to the invention can be used as a donor wafer for the production of SGOI substrates. For this purpose, the semiconductor substrate is bonded at the surface which bears the silicon-germanium layer, to a suitable handle wafer, which consists of an electrically insulating material or at least bears an electrically insulating layer at its surface. After the bonding operation, the donor wafer is split along the layer containing the cavities, so that the silicon-germanium layer remains on the handle wafer.
  • The semiconductor substrate according to the invention can also be used as a donor wafer for the production of sSOI substrates. In this case, a strained silicon layer is deposited on the surface of the layer containing silicon and germanium, beneath which the layer comprising the cavities is located. Then, the semiconductor substrate, at the surface which bears the strained silicon layer, is bonded to a suitable handle wafer, which consists of an electrically insulating material or at least bears an electrically insulating layer at its surface. After the bonding operation, the donor wafer is split along the layer containing the cavities, so that the strained silicon layer and the silicon-germanium layer above it remain on the handle wafer. The silicon-germanium layer can then be removed, so as to produce an sSOI substrate in which a strained silicon layer located at the surface is in direct contact with an electrical insulator.
  • Therefore, the invention also relates to an sSOI wafer, comprising a handle wafer and a strained silicon layer lying at the surface, the silicon phonon line of the strained silicon layer at room temperature in the Raman spectrum differing by at least 2 cm−1, preferably by at least 4 cm−1, from the phonon line of unstrained silicon, and the strained silicon layer being 50 nm or less thick, having a layer thickness uniformity (6σ) of 5% or less and having an HF defect density of 1/cm2 or less.
  • The position of the silicon phonon line in the Raman spectrum at room temperature is a direct measure of the degree of straining of the silicon layer. The silicon phonon line of an unstrained silicon layer is 520 cm−1 at room temperature. The position of the silicon phonon line is shifted by about 8 cm−1 in a strained silicon layer with 1% lattice mismatch (strain).
  • The semiconductor substrate according to the invention bears a very thin, single-crystal, relaxed layer containing silicon and germanium at its surface. On account of the lattice mismatch between substantially pure silicon and silicon-germanium, stresses are formed in the crystal lattice which are compensated for by plastic deformation, i.e. by the formation of dislocations. The layer comprising cavities located directly beneath the silicon-germanium layer is less mechanically stable than the silicon-germanium layer itself. Therefore, the stresses in the crystal lattice are primarily reduced by the formation of dislocations in the webs of material which are present between the cavities and bond the layer to the remainder of the substrate. This in turn means that the silicon-germanium layer on the one hand relaxes even at a low thickness through the formation of dislocations. On the other hand, however, these dislocations are predominantly formed in the webs of material between the cavities and in an optional thin silicon layer which may be present between the layer comprising the cavities and the silicon-germanium layer. Consequently, the dislocation density in the silicon-germanium layer itself is considerably lower than in the case of silicon-germanium layers of the prior art which are of the same thickness. Consequently, the silicon-germanium layer of the donor wafer according to the invention can be considerably thinner than in accordance with the prior art, so that the layer can be produced considerably more quickly and therefore at lower cost without having to accept an increase in the dislocation density.
  • The semiconductor substrate according to the invention is produced without ion implantation. Microcracks caused by the formation of gas bubbles and an associated destruction of the layer containing silicon and germanium can therefore be avoided.
  • Preferred embodiments for the individual steps of the invention are presented below:
  • The silicon-germanium layer is preferably produced by epitaxial deposition. CVD (chemical vapor deposition) by the decomposition of suitable gaseous starting compounds containing silicon and/or germanium at the hot surface of the substrate in a CVD reactor is particularly preferred.
  • According to the invention, the recesses in the silicon or silicon-germanium surface are arranged periodically. They can be produced, for example, by lithography and trench etching (cf. for example WO03/003430A2).
  • The heat treatment for closing up the recesses at the surface is generally carried out at a temperature in the range from 700 to 1370° C., preferably 900 to 1250° C., and most preferably 950 to 1150° C., and at a pressure in the range from 1 to 100 Torr, preferably 1 to 50 Torr and most preferably 5 to 20 Torr. The heat treatment can be carried out in all atmospheres which prevent the formation of an oxide layer (native oxide) on the silicon or silicon-germanium surface, preferably in reducing gases and gas mixtures or inert gases and gas mixtures. An atmosphere which contains hydrogen or argon or mixtures of hydrogen and argon is preferred. The process conditions are selected in such a way that it is possible to achieve the highest possible surface mobility of the silicon or germanium atoms. The heat treatment generally lasts from 3 seconds to 6 hours, preferably from 1 minute to 30 minutes. The duration of the heat treatment is controlled in such a way that after it has ended, the recesses are closed off at the surface but the individual cavities formed from the individual recesses have not yet merged into one another.
  • The strained silicon layer which is required for some embodiments of the invention is likewise preferably produced by epitaxial deposition. CVD deposition through the decomposition of suitable gaseous starting compounds containing silicon at the hot silicon-germanium surface of the substrate in a CVD reactor is particularly preferred.
  • The semiconductor substrate according to the invention is preferably used as a donor wafer for layer transfer. For this purpose, the semiconductor substrate is bonded to a handle wafer at the prepared surface which bears the layer to be transferred, in a conventional manner. When producing SGOI or sSOI substrates, either an electrically insulating handle wafer (for example consisting of quartz, glass or sapphire) is used, or the surface of the donor wafer and/or of the handle wafer is provided with an insulating layer, for example an oxide layer, prior to the bonding operation. It is preferable for the handle wafer used to be a silicon wafer, in particular a single-crystal silicon wafer, the surface of which is oxidized, so that a silicon oxide layer forms the electrically insulating layer. Processes for producing this insulating layer and for bonding wafers are known to those skilled in the art.
  • To complete the transfer of the layer, the semiconductor substrate which has been bonded to the handle wafer is then split along the layer containing cavities. The split may be produced, for example, by chemical, mechanical or thermal means. These options may also be combined. The processes are described in more detail in WO03/003430A2. It is preferable for the split to be effected thermally, since this is a particularly gentle process which leads to a low roughness of the surfaces formed during the split. Moreover, if necessary, the heat treatment, at the same time, boosts the bonding force between the handle wafer and semiconductor substrate. The conditions used for the thermal splitting are likewise described in more detail in WO03/003430A2.
  • All the processes which have been disclosed hitherto for transferring silicon-germanium layers or strained silicon layers use mechanical forces in part or exclusively to separate the donor wafer from the thin layer that is to be transferred. In the case of the technology known by the name Smart Cut®, for example, these forces are generated by gas pressure, which ultimately causes the walls or webs of material between the cavities to break open. Unlike these known processes for the production of SGOI or sSOI wafers, if the donor wafer prepared in accordance with the invention is used, and in the case of the preferred embodiment described above (splitting along the layer comprising the cavities by means of a heat treatment), no mechanical forces are used to separate the layers to be transferred. As a result of splitting by heat treatment, on the one hand a very good layer thickness uniformity (6σ; i.e. the value of the standard deviation from the mean layer thickness multiplied by six) of 5% or less (based on the mean layer thickness) is achieved for a layer thickness of 50 nm or less, and on the other hand the density of the HF defects can be reduced compared to the known processes, to 1/cm2 or less.
  • The text which follows describes preferred embodiments for the sequence of individual steps used in the process according to the invention:
  • Preferred process sequence 1 (production of an SGOI substrate):
    • 1. Production of a layer containing periodically arranged recesses at the surface of a single-crystal silicon wafer.
    • 2. Heat treatment of the single-crystal silicon wafer until a continuous layer consisting of single-crystal silicon with a layer of periodically arranged cavities beneath it has formed at the surface.
    • 3. Deposition of a single-crystal, relaxed layer with a thickness of from 5 nm to 3 μm, which contains silicon and germanium, the germanium content being in the range from 10 to 60% by weight. The stresses which form in the crystal lattice are relieved via the thin webs of material between the cavities. The wafer which has been prepared in this manner is used as a donor wafer.
    • 4. Oxidation of the surface of the silicon-germanium layer of the donor wafer or oxidation of the surface of the handle wafer.
    • 5. Bonding of the donor wafer to the handle wafer.
    • 6. Heat treatment for increasing the bonding force and for separating the thin silicon-germanium layer from the donor wafer.
      Preferred process sequence 2 (production of an sSOI substrate):
    • 1. Production of a layer containing periodically arranged recesses at the surface of a single-crystal silicon wafer.
    • 2. Heat treatment of the single-crystal silicon wafer until a continuous layer consisting of single-crystal silicon with a layer of periodically arranged cavities beneath it has formed at the surface.
    • 3. Deposition of a single-crystal, relaxed layer with a thickness of from 5 nm to 3 μm, which contains silicon and germanium, the germanium content being in the range from 10 to 60% by weight. The stresses which form in the crystal lattice are relieved via the thin webs of material between the cavities.
    • 4. Deposition of a strained silicon layer on the relaxed silicon-germanium layer. The wafer which has been prepared in this manner is used as donor wafer.
    • 5. Oxidation of the surface of the strained silicon layer of the donor wafer or oxidation of the surface of the handle wafer.
    • 6. Bonding of the donor wafer to the handle wafer.
    • 7. Heat treatment to increase the bonding force and to separate the thin silicon-germanium layer and the strained silicon layer from the donor wafer.
      Preferred process sequence 3 (production of an SGOI substrate):
    • 1. Deposition of a single-crystal, relaxed layer with a thickness of from 5 nm to 3 μm, which contains silicon and germanium, the germanium content being in the range from 10 to 60% by weight, on a single-crystal silicon wafer. This silicon-germanium layer is not completely relaxed, on account of its low thickness.
    • 2. Production of periodically arranged recesses at the surface of the silicon-germanium layer.
    • 3. Heat treatment of the single-crystal silicon wafer with the silicon-germanium layer, until a continuous layer consisting of single-crystal silicon-germanium with a layer of periodically arranged cavities beneath it has formed at the surface. During this heat treatment, the silicon-germanium layer relaxes as a result of the formation of dislocations in the webs of material between the cavities. The wafer which has been prepared in this manner is used as donor wafer.
    • 4. Oxidation of the surface of the silicon-germanium layer of the donor wafer or oxidation of the surface of the handle wafer.
    • 5. Bonding of the donor wafer to the handle wafer.
    • 6. Heat treatment for increasing the bonding force and for separating the thin silicon-germanium layer from the donor wafer.
      Preferred process sequence 4 (production of an sSOI substrate):
    • 1. Deposition of a single-crystal, relaxed layer with a thickness of from 5 nm to 3 μm, which contains silicon and germanium, the germanium content being in the range from 10 to 60% by weight, on a single-crystal silicon wafer. This silicon-germanium layer is not completely relaxed, on account of its low thickness.
    • 2. Production of periodically arranged recesses at the surface of the silicon-germanium layer.
    • 3. Heat treatment of the single-crystal silicon wafer with the silicon-germanium layer, until a continuous layer consisting of single-crystal silicon-germanium with a layer of periodically arranged cavities beneath it has formed at the surface. During this heat treatment, the silicon-germanium layer relaxes as a result of the formation of dislocations in the webs of material between the cavities.
    • 4. Deposition of a strained silicon layer on the relaxed silicon-germanium layer. The wafer which has been prepared in this manner is used as donor wafer.
    • 5. Oxidation of the surface of the strained silicon layer of the donor wafer or oxidation of the surface of the handle wafer.
    • 6. Bonding of the donor wafer to the handle wafer.
    • 7. Heat treatment for increasing the bonding force and for separating the thin silicon-germanium layer and the strained silicon layer from the donor wafer.
  • In all the processes described above, the separation of the thin layer from the donor wafer can also be carried out with the assistance of mechanical forces.
  • EXAMPLES Example 1
  • Periodically arranged recesses with a round cross section were produced in the surface of a single-crystal silicon wafer by means of lithography and ion beam etching in accordance with the prior art. The depth of the recesses was 3.5 μm, their diameter was 0.4 μm and the center-to-center distance of the recesses was 0.8 μm. Then, the recesses were closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon layer and a layer of periodically arranged cavities beneath it. The heat treatment lasted for 10 minutes. Next, a silicon-germanium layer was deposited epitaxially on the newly formed single-crystal silicon surface. In a further step, the silicon-germanium layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface. A commercially available bonder was used for this purpose. The pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours with a maximum temperature of 1100° C. The pressure was 760 Torr, and the atmosphere gas selected was argon. This heat treatment increased the strength of the bonding between the two wafers. Moreover, as the heat treatment continued, the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer from the remainder of the donor wafer. The silicon layer which was now arranged above the silicon-germanium layer was oxidized and the oxide layer was then removed. The thin, single-crystal silicon-germanium layer was then bonded only to the oxide layer, resulting in an SGOI substrate.
  • Example 2
  • Periodically arranged recesses with a round cross section were produced in the surface of a single-crystal silicon wafer by means of lithography and ion beam etching in accordance with the prior art. Then, the recesses were closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon layer and a layer of periodically arranged cavities beneath it. The heat treatment lasted for 10 minutes. Next, a silicon-germanium layer was epitaxially deposited on the newly formed single-crystal silicon surface, and a strained silicon layer was in turn deposited epitaxially on the silicon-germanium layer. In a further step, the strained silicon layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface. A commercially available bonder was used for this purpose. The pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours and with a maximum temperature of 1100° C. The pressure was 760 Torr and the atmosphere gas selected was Ar. This heat treatment increased the strength of the bonding between the two wafers. Moreover, as the heat treatment continued, the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer and the strained silicon layer from the remainder of the donor wafer. The silicon layer which was now arranged above the silicon-germanium layer and the silicon-germanium layer itself were oxidized, and the oxide layer was then removed. The thin, single-crystal strained silicon layer was then bonded only to the oxide layer, resulting in an sSOI substrate.
  • Example 3
  • A silicon-germanium layer with a thickness of approx. 2 μm was deposited on the surface of a single-crystal silicon wafer. Periodically arranged recesses with a round cross section were produced on the surface of this silicon-germanium layer by means of lithography and ion beam etching in accordance with the prior art. The depth of the recesses was 1.7 μm, their diameter was 0.2 μm and the center-to-center distance of the recesses was 0.4 μm. The recesses were then closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon-germanium layer and a layer of periodically arranged cavities beneath it. The heat treatment lasted for 10 minutes. In a further step, the silicon-germanium layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface. A commercially available bonder was used for this purpose. The pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours with a maximum temperature of 1100° C. The pressure was 10 Torr and the atmosphere gas selected was argon. This heat treatment increased the strength of the bonding between the two wafers. Moreover, as the heat treatment continued, the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer from the remainder of the donor wafer. The silicon layer which was then arranged above the silicon-germanium layer was oxidized and the oxide layer was then removed. The thin, single-crystal silicon-germanium layer was then only bonded to the oxide layer, resulting in an SGOI substrate. The transferred silicon-germanium layer had a thickness of approx. 1 μm.
  • Example 4
  • A silicon-germanium layer with a thickness of approx. 2 μm was epitaxially deposited on the surface of a single-crystal silicon wafer. Periodically arranged recesses with a round cross section were produced on the surface of this silicon-germanium layer by means of lithography and ion beam etching in accordance with the prior art. The depth of the recesses was 1.7 μm, their diameter was 0.2 μm and the center-to-center distance of the recesses was 0.4 μm. Then, the recesses were closed up by a heat treatment at 1100° C. and 10 Torr in a hydrogen atmosphere, so as to form a thin single-crystal silicon-germanium layer and a layer of periodically arranged cavities beneath it. The heat treatment lasted for 10 minutes. A silicon layer with a thickness of 50 nm was deposited epitaxially on the relaxed silicon-germanium layer; on account of the different lattice parameters compared to the silicon-germanium layer beneath it, this silicon layer was strained. In a further step, the strained silicon layer of the donor wafer which had been prepared in this manner was bonded to a silicon wafer with an oxidized surface. A commercially available bonder was used for this purpose. The pair of wafers which had been bonded to one another was then subjected to a heat treatment lasting a total of 10 hours with a maximum temperature of 1100° C. The pressure was 10 Torr and the atmosphere gas selected was Ar. This heat treatment increased the strength of the bonding between the two wafers. Moreover, as the heat treatment continued, the individual cavities formed from the recesses fused together so as to form one continuous cavity which separated the silicon-germanium layer and the strained silicon layer from the remainder of the donor wafer. The total thickness of the transferred layer was approx. 1.05 μm. The silicon layer which was now arranged above the silicon-germanium layer and the silicon-germanium layer itself were oxidized, and then the oxide layer was removed. The thin, single-crystal strained silicon layer was then bonded only to the oxide layer, resulting in an sSOI substrate.
  • While embodiments of the invention have been illustrated and described, it is not intended that these embodiments illustrate and describe all possible forms of the invention. Rather, the words used in the specification are words of description rather than limitation, and it is understood that various changes may be made without departing from the spirit and scope of the invention.

Claims (18)

1.-4. (canceled)
5. The process of claim 21, comprising the following steps, in the order given:
a) producing a layer containing periodically arranged recesses at the surface of a single-crystal silicon wafer, and
b) heat treating the single-crystal silicon wafer until a continuous layer consisting of single-crystal silicon has formed at the surface, with a layer of periodically arranged cavities beneath the surface,
wherein after the heat treating, a single-crystal, relaxed layer with a thickness of from 5 nm to 3 μm, which contains silicon and germanium, is deposited on the continuous layer at the surface, the germanium content at the surface of the layer being in the range from 10% by weight to 100% by weight.
6. The process of claim 21, comprising the following steps, in the order given:
c depositing a layer containing silicon and germanium on the surface of a single-crystal silicon wafer, the layer being from 5 nm to 3 μm thick and having a germanium content at the surface of the layer in the range from 10% by weight to 100% by weight,
d producing a layer containing periodically arranged recesses at the surface of the single-crystal silicon wafer comprising the layer containing silicon and germanium, and
e heat treating of the single-crystal silicon wafer until a continuous, single-crystal, relaxed layer containing silicon and germanium has formed at the surface, with a layer of periodically arranged cavities beneath the relaxed layer.
7. The process of claim 5, wherein a strained silicon layer is deposited on the surface of the layer containing silicon and germanium.
8. The process of claim 6, wherein a strained silicon layer is deposited on the surface of the layer containing silicon and germanium.
9. The process of claim 7, wherein the strained silicon layer is bonded to a handle wafer.
10. The process of claim 8, wherein the strained silicon layer is bonded to a handle wafer.
11. The process of claim 9, wherein the bonded wafers are split along the layer of cavities, so that the strained silicon layer and the layer containing silicon and germanium above it remain on the handle wafer.
12. The process of claim 10, wherein the bonded wafers are split along the layer of cavities, so that the strained silicon layer and the layer containing silicon and germanium above it remain on the handle wafer.
13. The process of claim 11, wherein the layer containing silicon and germanium is removed.
14. The process of claim 12, wherein the layer containing silicon and germanium is removed.
15. The process of claim 5, wherein the layer containing silicon and germanium is bonded to a handle wafer.
16. The process of claim 6, wherein the layer containing silicon and germanium is bonded to a handle wafer.
17. The process of claim 15, wherein the bonded wafers are split along the layer of cavities, so that the layer containing silicon and germanium remains on the handle wafer.
18. The process of claim 16, wherein the bonded wafers are split along the layer of cavities, so that the layer containing silicon and germanium remains on the handle wafer.
19. The process of claim 17, wherein a strained silicon layer is deposited on the surface of the layer containing silicon and germanium, which has remained on the handle wafer.
20. The process of claim 18, wherein a strained silicon layer is deposited on the surface of the layer containing silicon and germanium, which has remained on the handle wafer.
21. A process for producing a semiconductor substrate comprising a continuous silicon and germanium layer above a single crystal silicon wafer and separated therefrom by a layer of periodically arranged cavities, comprising the following sequences of steps, in the order given:
a) producing a layer containing periodically arranged recesses at the surface of a single-crystal silicon wafer, and
b) heat treating the single-crystal silicon wafer until a continuous layer consisting of single-crystal silicon has formed at the surface, with a layer of periodically arranged cavities beneath the surface,
wherein after the heat treating, a single-crystal, relaxed layer with a thickness of from 5 nm to 3 μm, which contains silicon and germanium, is deposited on the continuous layer at the surface, the germanium content at the surface of the layer being in the range from 10% by weight to 100% by weight; or
c) depositing a layer containing silicon and germanium on the surface of a single-crystal silicon wafer, the layer being from 5 nm to 3 μm thick and having a germanium content at the surface of the layer in the range from 10% by weight to 100% by weight,
d) producing a layer containing periodically arranged recesses at the surface of the single-crystal silicon wafer comprising the layer containing silicon and germanium, and
e) heat treating of the single-crystal silicon wafer until a continuous, single-crystal, relaxed layer containing silicon and germanium has formed at the surface, with a layer of periodically arranged cavities beneath the relaxed layer.
US11/775,475 2004-11-11 2007-07-10 Semiconductor substrate and process for producing it Abandoned US20070281441A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/775,475 US20070281441A1 (en) 2004-11-11 2007-07-10 Semiconductor substrate and process for producing it

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE102004054564A DE102004054564B4 (en) 2004-11-11 2004-11-11 Semiconductor substrate and method for its production
DE102004054564.2 2004-11-11
US11/266,164 US7279700B2 (en) 2004-11-11 2005-11-03 Semiconductor substrate and process for producing it
US11/775,475 US20070281441A1 (en) 2004-11-11 2007-07-10 Semiconductor substrate and process for producing it

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/266,164 Division US7279700B2 (en) 2004-11-11 2005-11-03 Semiconductor substrate and process for producing it

Publications (1)

Publication Number Publication Date
US20070281441A1 true US20070281441A1 (en) 2007-12-06

Family

ID=36241843

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/266,164 Expired - Fee Related US7279700B2 (en) 2004-11-11 2005-11-03 Semiconductor substrate and process for producing it
US11/775,475 Abandoned US20070281441A1 (en) 2004-11-11 2007-07-10 Semiconductor substrate and process for producing it

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/266,164 Expired - Fee Related US7279700B2 (en) 2004-11-11 2005-11-03 Semiconductor substrate and process for producing it

Country Status (6)

Country Link
US (2) US7279700B2 (en)
JP (1) JP2006140480A (en)
KR (1) KR100749041B1 (en)
CN (1) CN100433259C (en)
DE (1) DE102004054564B4 (en)
FR (2) FR2878073A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100176482A1 (en) * 2009-01-12 2010-07-15 International Business Machine Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation
US20100176453A1 (en) * 2009-01-12 2010-07-15 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer
US20100176495A1 (en) * 2009-01-12 2010-07-15 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers
US20110108943A1 (en) * 2009-11-06 2011-05-12 International Business Machines Corporation Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004030612B3 (en) * 2004-06-24 2006-04-20 Siltronic Ag Semiconductor substrate and method for its production
JP5348916B2 (en) * 2007-04-25 2013-11-20 株式会社半導体エネルギー研究所 Semiconductor device
JP5143477B2 (en) * 2007-05-31 2013-02-13 信越化学工業株式会社 Manufacturing method of SOI wafer
JP2009135453A (en) * 2007-10-30 2009-06-18 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device, semiconductor device, and electronic device
US8551862B2 (en) 2009-01-15 2013-10-08 Shin-Etsu Chemical Co., Ltd. Method of manufacturing laminated wafer by high temperature laminating method
US8367519B2 (en) * 2009-12-30 2013-02-05 Memc Electronic Materials, Inc. Method for the preparation of a multi-layered crystalline structure
CN103219274B (en) * 2012-01-19 2015-06-10 中国科学院上海微系统与信息技术研究所 Silicon germanium on insulator (SGOI) or strained silicon on insulator (sSOI) preparation method based on quantum well structure
CN103219275B (en) * 2012-01-19 2016-03-23 中国科学院上海微系统与信息技术研究所 There is the preparation method of SGOI or sSOI of high relaxation and fabricating low-defect-density
DE102017212799A1 (en) * 2017-07-26 2019-01-31 Siltronic Ag Epitaxially coated semiconductor wafer of monocrystalline silicon and process for its preparation

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5374564A (en) * 1991-09-18 1994-12-20 Commissariat A L'energie Atomique Process for the production of thin semiconductor material films
US5534713A (en) * 1994-05-20 1996-07-09 International Business Machines Corporation Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers
US6524935B1 (en) * 2000-09-29 2003-02-25 International Business Machines Corporation Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique
US20040005740A1 (en) * 2002-06-07 2004-01-08 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US20040142542A1 (en) * 2001-06-28 2004-07-22 Brian Murphy Film or layer made of semi-conductive material and method for producing said film or layer
US7067396B2 (en) * 1996-05-15 2006-06-27 Commissariat A L'energie Atomique Method of producing a thin layer of semiconductor material

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3265493B2 (en) * 1994-11-24 2002-03-11 ソニー株式会社 Method for manufacturing SOI substrate
EP0935280B1 (en) * 1998-02-04 2004-06-09 Canon Kabushiki Kaisha SOI substrate
JP2003347399A (en) * 2002-05-23 2003-12-05 Sharp Corp Method of manufacturing semiconductor substrate
WO2004021420A2 (en) * 2002-08-29 2004-03-11 Massachusetts Institute Of Technology Fabrication method for a monocrystalline semiconductor layer on a substrate

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5374564A (en) * 1991-09-18 1994-12-20 Commissariat A L'energie Atomique Process for the production of thin semiconductor material films
US5534713A (en) * 1994-05-20 1996-07-09 International Business Machines Corporation Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers
US7067396B2 (en) * 1996-05-15 2006-06-27 Commissariat A L'energie Atomique Method of producing a thin layer of semiconductor material
US6524935B1 (en) * 2000-09-29 2003-02-25 International Business Machines Corporation Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique
US20040142542A1 (en) * 2001-06-28 2004-07-22 Brian Murphy Film or layer made of semi-conductive material and method for producing said film or layer
US20040005740A1 (en) * 2002-06-07 2004-01-08 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100176482A1 (en) * 2009-01-12 2010-07-15 International Business Machine Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation
US20100176453A1 (en) * 2009-01-12 2010-07-15 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer
US20100176495A1 (en) * 2009-01-12 2010-07-15 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers
US20100187607A1 (en) * 2009-01-12 2010-07-29 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer
US7767546B1 (en) 2009-01-12 2010-08-03 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer
US8227865B2 (en) 2009-01-12 2012-07-24 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer
US8877606B2 (en) 2009-01-12 2014-11-04 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation
US20110108943A1 (en) * 2009-11-06 2011-05-12 International Business Machines Corporation Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels
US8587063B2 (en) 2009-11-06 2013-11-19 International Business Machines Corporation Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels

Also Published As

Publication number Publication date
DE102004054564B4 (en) 2008-11-27
KR100749041B1 (en) 2007-08-13
JP2006140480A (en) 2006-06-01
FR2878073A1 (en) 2006-05-19
CN1773677A (en) 2006-05-17
US7279700B2 (en) 2007-10-09
US20060097317A1 (en) 2006-05-11
KR20060052628A (en) 2006-05-19
DE102004054564A1 (en) 2006-05-24
CN100433259C (en) 2008-11-12
FR2884967A1 (en) 2006-10-27

Similar Documents

Publication Publication Date Title
US7279700B2 (en) Semiconductor substrate and process for producing it
US7416959B2 (en) Silicon-on-insulator semiconductor wafer
JP4173884B2 (en) Method for manufacturing germanium-on-insulator (GeOI) type wafer
US7232737B2 (en) Treatment of a removed layer of silicon-germanium
US7586177B2 (en) Semiconductor-on-insulator silicon wafer
US6946317B2 (en) Method of fabricating heteroepitaxial microstructures
TWI306662B (en) Defect reduction by oxidation of silicon
US7018484B1 (en) Semiconductor-on-insulator silicon wafer and method of formation
EP0843345A2 (en) Method of manufacturing a semiconductor article
US20040185638A1 (en) Substrate manufacturing method
JP2005203756A (en) Strained silicon on insulator produced by film movement and relaxation caused by hydrogen implantation
JP2005516395A (en) Strain-relieved SiGe-on-insulator and method for manufacturing the same
US20070117350A1 (en) Strained silicon on insulator (ssoi) with layer transfer from oxidized donor
TW201041015A (en) Formation of thin layers of semiconductor materials
US7833877B2 (en) Method for producing a semiconductor substrate
US20070042566A1 (en) Strained silicon on insulator (ssoi) structure with improved crystallinity in the strained silicon layer
US7001826B2 (en) Wafer with a relaxed useful layer and method of forming the wafer
KR101623968B1 (en) Method for fabricating a semiconductor on insulator substrate with reduced SECCO defect density
KR20070084075A (en) Method for producing semiconductor wafer
WO2010023816A1 (en) Method for manufacturing soi wafer, and soi wafer
US20060185581A1 (en) Method for producing a semiconductor wafer
JP2009130289A (en) Method of manufacturing bonded wafer
KR100576684B1 (en) A method for fabricating a strained crystalline layer on an insulator, a semiconductor structure therefor, and a fabricated semiconductor structure
TWI683371B (en) Process for smoothing the surface of a semiconductor-on-insulator substrate
USRE41841E1 (en) Method for making a silicon substrate comprising a buried thin silicon oxide film

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION