US20080012603A1 - Brown out detector - Google Patents
Brown out detector Download PDFInfo
- Publication number
- US20080012603A1 US20080012603A1 US11/487,641 US48764106A US2008012603A1 US 20080012603 A1 US20080012603 A1 US 20080012603A1 US 48764106 A US48764106 A US 48764106A US 2008012603 A1 US2008012603 A1 US 2008012603A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- node
- transistor
- detector
- brown out
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
- G01R19/16533—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application
- G01R19/16538—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application in AC or DC supplies
- G01R19/16552—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application in AC or DC supplies in I.C. power supplies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
- H03K17/223—Modifications for ensuring a predetermined initial state when the supply voltage has been applied in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/30—Modifications for providing a predetermined threshold before switching
- H03K17/302—Modifications for providing a predetermined threshold before switching in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0036—Means reducing energy consumption
Definitions
- the present invention relates generally to detecting and responding to brown out events in a semiconductor chip. More particularly, the present invention relates to a brown out detector circuit for resetting semiconductor chips during brown outs.
- a brown out is a common condition in an electrical system of low supply voltage (VDD) that impacts correct system operation. Brown outs may be caused by a variety of ordinary glitches, including inadequate power regulation, powering up or down system components, and software bugs.
- Portable electronic devices, such as cellular phones and cameras are particularly susceptible to brown outs, because the tenuous connection between the device's battery and its terminal may be jarred by even slight movements.
- a voltage level or brown out detection circuit which is coupled to the chip, is used to prevent data corruption and chip malfunction.
- the detection circuit typically is used not only to detect when VDD falls below a minimum operating voltage, but also when it rises back to a stable operating voltage.
- VDD falls below the minimum detection threshold voltage
- the detection circuit generates a chip reset signal to set logic within the chip to a known state. Therefore, when VDD returns to a stable operating potential, the chip may resume operation from the reset state.
- FIG. 1 is a schematic circuit diagram of a voltage level detector in accordance with an embodiment of the present invention.
- FIG. 2 is a graph illustrating various voltages versus time for a first ramp down rate of a voltage detector during a brown out in accordance with one embodiment of the invention.
- FIG. 3 is a graph illustrating various voltages versus time for a second ramp down rate of a voltage detector during a brown out in accordance with another embodiment of the present invention.
- FIG. 4 is a schematic circuit diagram of a voltage level detector in accordance with an embodiment of the present invention.
- FIG. 5 is a schematic circuit diagram of a voltage level detector having additional output nodes in accordance with one embodiment of the present invention.
- FIG. 6 is a schematic circuit diagram of a voltage detector connected to a point of reset circuit in accordance with an embodiment of the present invention.
- FIG. 7 is a graph of voltage versus time for a POR circuit during a brown out in accordance with an embodiment of the invention.
- FIG. 8 is a graph of voltage versus time for a POR circuit during a brown out in accordance with another embodiment of the invention.
- FIG. 9 is a flow chart of a method for generating a reset signal during a brown out in accordance with an embodiment of the present invention.
- the voltage level detector 10 includes a first resistive element 12 .
- a transistor is used as first resistive element 12 , but in other embodiments, a resistor may also be used.
- the resistor may be on-chip or off-chip.
- the first resistive element 12 (in this embodiment) has a source connected to a first voltage VDD, which is the supply voltage of a circuit or semiconductor chip.
- the first resistive element 12 also has a drain and a gate connected to a first node (cap_vdd) 14 .
- the first resistive element 12 may be a diode connected positive-channel metal oxide semiconductor (PMOS) transistor having a threshold voltage V t1 .
- the first resistive element 12 may also be a diode connected negative-channel metal oxide semiconductor (NMOS) transistor. If a resistor is used instead of a transistor for the resistive element 12 , it should have a resistor capacitor (RC) time constant greater than the slowest detectable ramp down rate during a brown out event.
- RC resistor capacitor
- the voltage level detector 10 also includes a capacitor 16 , a second transistor 18 , and a third transistor 20 .
- the capacitor 16 is connected to the node cap_vdd 14 and a second voltage VSS or ground.
- the capacitor 16 may have a value of about 20 pF when VDD is about 1.2V.
- the second transistor 18 has a drain connected to a second node (latch_in) 22 , a source connected to the first node cap_vdd 14 , a gate connected to VDD, and a threshold voltage V t2 .
- the third transistor 20 has a source connected to VSS, a drain connected to the second node 22 , and a gate connected to VDD.
- the second transistor 18 may be a PMOS transistor and the third transistor 20 may be a NMOS transistor.
- the voltage level detector 10 further includes a latch module 24 , which is connected to the second node 22 .
- the latch module 24 includes a first inverter 26 and a second inverter 28 .
- the first inverter 26 has an input connected to the second node latch_in 22 and an output connected to a third node 30 , which is also the output (bo_out_b) of the voltage level detector 10 .
- the first inverter 26 is also connected to VDD and VSS.
- the second inverter 28 has an input connected to the third node bo_out_b 30 and an output connected to the second node 22 .
- the second inverter 28 is also connected to the first node cap_vdd 14 and VSS.
- the third node bo_out_b 30 of the voltage level detector 10 may be connected to a reset switch of the semiconductor chip.
- the voltage level detector 10 is connected to the first voltage VDD, which is the supply voltage of the chip.
- VDD the supply voltage of the chip.
- the first node cap_vdd 14 is charged to a minimum voltage equal to the supply voltage minus the threshold voltage (VDD_V t1 ) of the first resistive element 12 . Due to sub-threshold and diode leakage of the first resistive element 12 , the first node cap_vdd 14 may rise to a maximum of VDD.
- the third transistor 20 pulls down the voltage at the second node latch_in 22 , causing the voltage level detector 10 to output VDD at the third node bo_out_b 30 . Accordingly, during normal chip operation, all paths from VDD to VSS within the voltage level detector 10 are off. Because of this innovative design feature, the detector 10 does not consume any leakage current in this state. Therefore, in contrast with prior art circuits, when the voltage level detector 10 is not needed, it consumes no power, which is particularly advantageous when the chip is used in a portable device.
- a brown out occurs when VDD drops from full by more than the threshold voltage V t1 of the first resistive element 12 or equivalently, when VDD drops to less than the voltage at the first node cap_vdd 14 .
- the first resistive element 12 enters cutoff mode and prevents reverse current from the first node cap_vdd 14 to VDD.
- the capacitor 16 maintains the voltage of the first node cap_vdd 14 and prevents it from floating.
- the second transistor 18 is activated and pulls the voltage at the second node latch_in 22 towards the voltage at the first node cap_vdd 14 .
- the detection threshold voltage is less than between about 75% of the first voltage, when the first voltage is full. Because the drive strength of the third transistor 20 is less than the drive strength of the second transistor 18 , current flow to VSS is reduced, enabling sufficient charging of the second node latch_in 22 .
- the drive strength of the second transistor 18 is preferably set as high as possible, while the drive strength of the third transistor 20 is preferably set as low as possible.
- the second inverter 28 may also aid in charging the second node latch_in 22 because it is connected to the first node cap_vdd 14 instead of VDD, which may not have adequate remaining charge due to the brown out.
- the voltage at the third node output bo_out_b 30 is pulled low by the latch module 24 to generate a reset signal, which may be received by a set/reset flip flop to reset the chip. The reset then ensures that all circuit element values are known so that the chip may resume operation when the brown out has ended.
- FIG. 2 is a timing chart 32 illustrating various voltage values versus time for the brown out or voltage detector 10 during a brown out condition.
- the chart 32 tracks the voltages of VDD, the first node cap_vdd 14 , second node latch_in 22 , and third node bo_out_b 30 .
- VDD is fully charged at 1.1V and the first node cap_vdd 14 is about 984 mV, while the second node latch_in 22 is low and the third node bo_out_b 30 is high.
- VDD ramps down from 1.1V to 0.3V in about 10 ⁇ s.
- the voltage at the second node latch_in 22 goes high and the voltage at the third node bo_out_b 30 goes low, which resets the chip. Because of the capacitor 16 , the voltage at the first node cap_vdd 14 discharges slowly, which allows the voltage detector 10 to respond to the brown out.
- FIG. 3 is another timing chart 34 illustrating various voltage values over time of the voltage detector 10 during a brown out.
- the ramp down of VDD occurs over a much longer time period (25 ms) than in chart 32 (10 uS).
- the detection threshold is reduced due to parasitic leakage.
- the voltage level detector 10 of the present invention is able to detect and respond to a broad range of VDD ramp down rates during brown outs.
- the voltage level detector 36 includes a first resistive element 38 .
- the first resistive element 38 may be a resistor or a transistor.
- the first resistive element 38 is a diode connected NMOS transistor having a drain and a gate connected to a first voltage VDD.
- the transistor 38 also has a source connected to a first node (cap_vdd) 40 .
- the first transistor 38 may be a diode connected PMOS transistor.
- a capacitor 42 is connected between the first node cap_vdd 40 and a second voltage VSS or ground.
- the voltage level detector 36 also includes a second transistor 44 and a third transistor 46 .
- the second transistor 44 has a drain connected to a second node (gate) 48 , a source connected to the first node cap ⁇ vdd 40 , and a gate connected to VDD.
- the third transistor 46 has a source connected to VSS, a drain connected to the second node (gate) 48 , and a gate connected to VDD.
- the second transistor 44 may be a PMOS transistor and the third transistor 46 may be a NMOS transistor.
- the voltage level detector 36 further includes a fourth transistor 50 and a fifth transistor 52 .
- the fourth transistor 50 has a source connected to VSS and a gate connected to the second node (gate) 48 .
- the fifth transistor 52 has a source connected to the first node cap_vdd 40 and a gate connected to VDD.
- the fourth transistor 50 and fifth transistor 52 also have drains connected to a low output (outflow) 54 and a high output (out_high) 56 , respectively.
- the low and high outputs 54 and 56 may be connected to a POR circuit of the semiconductor chip.
- the transistors of the voltage level detector 36 may have the following sizes.
- the first transistor 38 may have a width of about 0.3 ⁇ and length of about 1.5 ⁇ .
- the second transistor 44 may have width of about 0.12 ⁇ and length of about 0.15 ⁇ .
- the third transistor 46 may have width of about 1.0 ⁇ and length of about 0.01 ⁇ .
- the fourth transistor 50 may have width of about 0.2 ⁇ and length of about 0.01 ⁇ .
- the fifth transistor 52 may have width of about about 0.12 ⁇ and length of about 0.01 ⁇ .
- the dimensions listed are exemplary and may vary depending on factors such as process technology, supply voltage, and required detection threshold.
- the voltage at the first node cap_vdd 40 is less than or at most equal to VDD and second node (gate) 48 is pulled down by the third transistor 46 , which turns off the fourth transistor 50 while the low output out_low 54 is floating.
- VDD is greater than the voltage at the first node cap_vdd 40
- the fifth transistor 52 is also turned off while the high output out_high 56 is floating. Because the low output out_low 54 and the high output out_high 56 are floating, these outputs may be connected to any of the nodes in the POR circuit without drawing any current.
- the voltage level detector 36 consumes very little power.
- both the POR and voltage detector thresholds can be independently configured and controlled.
- the first transistor 38 prevents reverse current from the first node cap_vdd 40 to VDD.
- the voltage at the first node cap_vdd 40 is maintained by the capacitor 42 . If VDD drops below the voltage at the first node cap_vdd 40 by more than the threshold voltage V t2 of the second transistor 44 , then the second transistor 44 is activated to pull the voltage at the second node (gate) 48 towards the voltage at the first node cap_vdd 40 .
- the third transistor 46 is kept very weak to reduce current flow to VSS and to enable sufficient charging of the second node (gate) 48 .
- the low output out_low 54 is pulled low and the high output out_high 56 is pulled high to generate a pair of reset signals to the POR circuit in the chip.
- FIG. 5 is a circuit diagram of a brown out or voltage level detector 57 having additional output nodes in accordance with one embodiment of the present invention.
- the voltage level detector 57 is similar to the voltage level 36 described in FIG. 4 except that a first transistor 38 ′ has its gate connected to its drain.
- the voltage level detector 57 also includes a sixth transistor 58 and a seventh transistor 60 .
- the sixth transistor 58 has a source connected to VSS and a gate connected to the second node gate 48 .
- the seventh transistor 60 has a source connected to the first node cap_vdd 40 and a gate connected to VDD.
- the sixth transistor 58 and seventh transistor 60 also have drains connected to a low output (out_low_n) 62 and a high output (out_high_n) 64 , respectively.
- additional outputs 62 and 64 may be connected to a POR circuit of the semiconductor chip. If the POR circuit requires additional brown out signals from the voltage detector 57 , additional transistors may be added to the voltage detector 57 and used to generate the desired signals. However, if extra transistors are used, the value of the capacitor 42 must be high enough to support the extra outputs.
- FIG. 6 illustrates a brown out or voltage level detector 65 connected to a typical POR circuit 66 in accordance with one embodiment of the present invention.
- FIGS. 7 and 8 are timing diagrams 68 and 70 illustrating various voltages of the POR circuit 66 during a brown out in accordance with one embodiment of the invention.
- the timing diagram 68 tracks the voltages of VDD, latch output (latch_out) 72 , POR circuit output (por_out_b) 74 , detector enable node (det_en) 76 , and detector output node (det_out) 78 during a brown out having a VDD ramp down rate of 1 ⁇ s.
- the timing diagram 70 tracks the same voltages during a brown out having a VDD ramp down rate of 25 ms.
- the voltage at det_out 78 remains low. As VDD ramps up to its normal voltage, it will cross a de-assertion voltage, which is the voltage at which the circuit recognizes that it may be safely operated. When it crosses the de-assertion voltage, the voltages at det_out 78 , and subsequently at latch_out 72 and por_out_b 74 go high to switch the state of the reset signal and enable normal operation. With the connections as shown in FIG. 6 , when a brown out occurs, the voltage detector 65 pulls down the voltage at latch_out 72 , resulting in the voltage at por_out_b 74 going low.
- the chip When the voltage at por_out_b 74 is low, the chip is reset by the POR circuit 66 to avoid malfunctioning.
- the POR circuit 66 When supply ramps up after the brown out event, the POR circuit 66 output switches state after the supply passes the de-assertion voltage to prepare the chip to resume operation from a known state.
- FIG. 9 is a flow chart of a method 90 for generating a reset signal during a brown out in accordance with one embodiment of the present invention.
- the method 90 begins when a first voltage (VDD) is detected at step 92 .
- VDD is not connected to ground (VSS).
- VSS ground
- the first voltage is about 1.2V when the first voltage is full and the detection threshold voltage less than about 0.9V.
- the first voltage is about 1.4V.
- One advantage of the present invention is that it does not consume any current when supply voltage levels of the electronic device are at normal levels. This power saving feature is particularly important in portable devices that are dependent on limited battery life.
- Another advantage of the present invention is that it is adapted to work with devices that use applications, such as DVFS and Deep Sleep Mode (DSM), both of which may dramatically alter VDD during normal operation. More specifically, the present invention is able to differentiate between these applications, which intentionally change the voltage of the device, and actual brown outs to avoid accidentally resetting the device. For example, if the supply voltage of a device is 1.2V, then VDD may rise to 1.4V during DVFS and drop to 0.9V during DSM.
Abstract
Description
- The present invention relates generally to detecting and responding to brown out events in a semiconductor chip. More particularly, the present invention relates to a brown out detector circuit for resetting semiconductor chips during brown outs.
- A brown out is a common condition in an electrical system of low supply voltage (VDD) that impacts correct system operation. Brown outs may be caused by a variety of ordinary glitches, including inadequate power regulation, powering up or down system components, and software bugs. Portable electronic devices, such as cellular phones and cameras are particularly susceptible to brown outs, because the tenuous connection between the device's battery and its terminal may be jarred by even slight movements.
- During a brown out, if the VDD drops below the required voltage of the electrical system, data may be corrupted and the chip may malfunction. Because the condition of circuit elements is lost during the brown out, the chip must then be reset to resume operation. Therefore, accurate brown out detection and subsequent chip reset is vital to ensuring reliable operation in most electrical systems.
- In general, a voltage level or brown out detection circuit, which is coupled to the chip, is used to prevent data corruption and chip malfunction. The detection circuit typically is used not only to detect when VDD falls below a minimum operating voltage, but also when it rises back to a stable operating voltage. When VDD falls below the minimum detection threshold voltage, the detection circuit generates a chip reset signal to set logic within the chip to a known state. Therefore, when VDD returns to a stable operating potential, the chip may resume operation from the reset state.
- Because of the strong demand for portability, it has become increasingly important for electronic devices to minimize power use to conserve battery life. Unfortunately, typical voltage level detectors require a steady state current to operate, which in turn drains the battery. In addition, the low operating voltage levels of portable devices leave much less margin of error for the detectors to operate within.
- Other power saving features of portable devices, such as sleep and hibernation modes, also present problems. Because the VDD changes dramatically when a portable device enters sleep mode and may resemble a brown out, the voltage detector must be able to differentiate between the two events. For example, if a system reset is triggered when the device hibernates, the chip may malfunction.
- Accordingly, it would be desirable to have a brown out detector that consumes very little power and operates reliably in low voltage systems having power saving features.
- The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings. To facilitate this description, like reference numerals designate like structural elements.
-
FIG. 1 is a schematic circuit diagram of a voltage level detector in accordance with an embodiment of the present invention. -
FIG. 2 is a graph illustrating various voltages versus time for a first ramp down rate of a voltage detector during a brown out in accordance with one embodiment of the invention. -
FIG. 3 is a graph illustrating various voltages versus time for a second ramp down rate of a voltage detector during a brown out in accordance with another embodiment of the present invention. -
FIG. 4 is a schematic circuit diagram of a voltage level detector in accordance with an embodiment of the present invention. -
FIG. 5 is a schematic circuit diagram of a voltage level detector having additional output nodes in accordance with one embodiment of the present invention. -
FIG. 6 is a schematic circuit diagram of a voltage detector connected to a point of reset circuit in accordance with an embodiment of the present invention. -
FIG. 7 is a graph of voltage versus time for a POR circuit during a brown out in accordance with an embodiment of the invention. -
FIG. 8 is a graph of voltage versus time for a POR circuit during a brown out in accordance with another embodiment of the invention. -
FIG. 9 is a flow chart of a method for generating a reset signal during a brown out in accordance with an embodiment of the present invention. - A method and an apparatus for providing brown out detection are provided. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be understood, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail to not unnecessarily obscure the present invention.
- Referring now to
FIG. 1 , a circuit diagram of a brown out orvoltage level detector 10 in accordance with one embodiment of the present invention is shown. Thevoltage level detector 10 includes a firstresistive element 12. In this embodiment, a transistor is used as firstresistive element 12, but in other embodiments, a resistor may also be used. The resistor may be on-chip or off-chip. The first resistive element 12 (in this embodiment) has a source connected to a first voltage VDD, which is the supply voltage of a circuit or semiconductor chip. The firstresistive element 12 also has a drain and a gate connected to a first node (cap_vdd) 14. - In this embodiment of the present invention, the first
resistive element 12 may be a diode connected positive-channel metal oxide semiconductor (PMOS) transistor having a threshold voltage Vt1. In other embodiments, the firstresistive element 12 may also be a diode connected negative-channel metal oxide semiconductor (NMOS) transistor. If a resistor is used instead of a transistor for theresistive element 12, it should have a resistor capacitor (RC) time constant greater than the slowest detectable ramp down rate during a brown out event. - The
voltage level detector 10 also includes acapacitor 16, asecond transistor 18, and a third transistor 20. Thecapacitor 16 is connected to thenode cap_vdd 14 and a second voltage VSS or ground. For example, thecapacitor 16 may have a value of about 20 pF when VDD is about 1.2V. Thesecond transistor 18 has a drain connected to a second node (latch_in) 22, a source connected to thefirst node cap_vdd 14, a gate connected to VDD, and a threshold voltage Vt2. The third transistor 20 has a source connected to VSS, a drain connected to thesecond node 22, and a gate connected to VDD. In one embodiment of the present invention, thesecond transistor 18 may be a PMOS transistor and the third transistor 20 may be a NMOS transistor. - The
voltage level detector 10 further includes alatch module 24, which is connected to thesecond node 22. Thelatch module 24 includes afirst inverter 26 and asecond inverter 28. Thefirst inverter 26 has an input connected to thesecond node latch_in 22 and an output connected to athird node 30, which is also the output (bo_out_b) of thevoltage level detector 10. Thefirst inverter 26 is also connected to VDD and VSS. Thesecond inverter 28 has an input connected to thethird node bo_out_b 30 and an output connected to thesecond node 22. Thesecond inverter 28 is also connected to thefirst node cap_vdd 14 and VSS. The third node bo_out_b 30 of thevoltage level detector 10 may be connected to a reset switch of the semiconductor chip. - To detect brown out events in a semiconductor chip, the
voltage level detector 10 is connected to the first voltage VDD, which is the supply voltage of the chip. During normal chip operation when VDD is ramped up to its full voltage, thefirst node cap_vdd 14 is charged to a minimum voltage equal to the supply voltage minus the threshold voltage (VDD_Vt1) of the firstresistive element 12. Due to sub-threshold and diode leakage of the firstresistive element 12, thefirst node cap_vdd 14 may rise to a maximum of VDD. - While supply voltage VDD is full, the third transistor 20 pulls down the voltage at the
second node latch_in 22, causing thevoltage level detector 10 to output VDD at the third node bo_out_b 30. Accordingly, during normal chip operation, all paths from VDD to VSS within thevoltage level detector 10 are off. Because of this innovative design feature, thedetector 10 does not consume any leakage current in this state. Therefore, in contrast with prior art circuits, when thevoltage level detector 10 is not needed, it consumes no power, which is particularly advantageous when the chip is used in a portable device. - In one embodiment of the present invention, a brown out occurs when VDD drops from full by more than the threshold voltage Vt1 of the first
resistive element 12 or equivalently, when VDD drops to less than the voltage at thefirst node cap_vdd 14. During the brown out, the firstresistive element 12 enters cutoff mode and prevents reverse current from thefirst node cap_vdd 14 to VDD. At the same time, thecapacitor 16 maintains the voltage of thefirst node cap_vdd 14 and prevents it from floating. If VDD drops below the voltage at thefirst node cap_vdd 14 by more than threshold voltage Vt2, thesecond transistor 18 is activated and pulls the voltage at thesecond node latch_in 22 towards the voltage at thefirst node cap_vdd 14. In one embodiment of the invention, the detection threshold voltage is less than between about 75% of the first voltage, when the first voltage is full. Because the drive strength of the third transistor 20 is less than the drive strength of thesecond transistor 18, current flow to VSS is reduced, enabling sufficient charging of thesecond node latch_in 22. In one embodiment of the present invention, the drive strength of thesecond transistor 18 is preferably set as high as possible, while the drive strength of the third transistor 20 is preferably set as low as possible. - During the brown out, the
second inverter 28 may also aid in charging thesecond node latch_in 22 because it is connected to thefirst node cap_vdd 14 instead of VDD, which may not have adequate remaining charge due to the brown out. When this occurs, the voltage at the thirdnode output bo_out_b 30 is pulled low by thelatch module 24 to generate a reset signal, which may be received by a set/reset flip flop to reset the chip. The reset then ensures that all circuit element values are known so that the chip may resume operation when the brown out has ended. -
FIG. 2 is atiming chart 32 illustrating various voltage values versus time for the brown out orvoltage detector 10 during a brown out condition. Thechart 32 tracks the voltages of VDD, thefirst node cap_vdd 14,second node latch_in 22, andthird node bo_out_b 30. During normal operation, VDD is fully charged at 1.1V and thefirst node cap_vdd 14 is about 984 mV, while thesecond node latch_in 22 is low and thethird node bo_out_b 30 is high. In a brown out, VDD ramps down from 1.1V to 0.3V in about 10 μs. Upon the detection of a brown out event, the voltage at thesecond node latch_in 22 goes high and the voltage at thethird node bo_out_b 30 goes low, which resets the chip. Because of thecapacitor 16, the voltage at thefirst node cap_vdd 14 discharges slowly, which allows thevoltage detector 10 to respond to the brown out. -
FIG. 3 is anothertiming chart 34 illustrating various voltage values over time of thevoltage detector 10 during a brown out. In this example, as thetiming chart 34 shows, the ramp down of VDD occurs over a much longer time period (25 ms) than in chart 32 (10 uS). At slower VDD ramp down rates, the detection threshold is reduced due to parasitic leakage. However, as shown in thechart 34, thevoltage level detector 10 of the present invention is able to detect and respond to a broad range of VDD ramp down rates during brown outs. - Referring now to
FIG. 4 a circuit diagram of a brown out orvoltage level detector 36 in accordance with another embodiment of the present invention is shown. Though similar to thevoltage level detector 10 inFIG. 1 , in this particular embodiment, thevoltage level detector 36 has been designed to connect to an existing power on reset (POR) circuit within the semiconductor chip. Thevoltage level detector 36 includes a firstresistive element 38. The firstresistive element 38 may be a resistor or a transistor. In the embodiment shown, the firstresistive element 38 is a diode connected NMOS transistor having a drain and a gate connected to a first voltage VDD. Thetransistor 38 also has a source connected to a first node (cap_vdd) 40. In one embodiment, thefirst transistor 38 may be a diode connected PMOS transistor. Acapacitor 42 is connected between thefirst node cap_vdd 40 and a second voltage VSS or ground. - The
voltage level detector 36 also includes asecond transistor 44 and athird transistor 46. Thesecond transistor 44 has a drain connected to a second node (gate) 48, a source connected to the first node cap~vdd 40, and a gate connected to VDD. Thethird transistor 46 has a source connected to VSS, a drain connected to the second node (gate) 48, and a gate connected to VDD. In one embodiment of the present invention, thesecond transistor 44 may be a PMOS transistor and thethird transistor 46 may be a NMOS transistor. - The
voltage level detector 36 further includes afourth transistor 50 and afifth transistor 52. Thefourth transistor 50 has a source connected to VSS and a gate connected to the second node (gate) 48. Thefifth transistor 52 has a source connected to thefirst node cap_vdd 40 and a gate connected to VDD. Thefourth transistor 50 andfifth transistor 52 also have drains connected to a low output (outflow) 54 and a high output (out_high) 56, respectively. The low andhigh outputs - In one embodiment of the present invention, the transistors of the
voltage level detector 36 may have the following sizes. Thefirst transistor 38 may have a width of about 0.3 μ and length of about 1.5 μ. Thesecond transistor 44 may have width of about 0.12 μ and length of about 0.15 μ. Thethird transistor 46 may have width of about 1.0 μ and length of about 0.01 μ. Thefourth transistor 50 may have width of about 0.2 μ and length of about 0.01 μ. Thefifth transistor 52 may have width of about about 0.12 μ and length of about 0.01 μ. As will be understood by a person of skill in the art, the dimensions listed are exemplary and may vary depending on factors such as process technology, supply voltage, and required detection threshold. - During normal chip operation, the voltage at the
first node cap_vdd 40 is less than or at most equal to VDD and second node (gate) 48 is pulled down by thethird transistor 46, which turns off thefourth transistor 50 while thelow output out_low 54 is floating. Similarly, because VDD is greater than the voltage at thefirst node cap_vdd 40, thefifth transistor 52 is also turned off while thehigh output out_high 56 is floating. Because thelow output out_low 54 and thehigh output out_high 56 are floating, these outputs may be connected to any of the nodes in the POR circuit without drawing any current. Thus, thevoltage level detector 36 consumes very little power. In addition, because thevoltage detector 36 does not affect the POR threshold voltage setting, both the POR and voltage detector thresholds can be independently configured and controlled. - During a brown out, when VDD drops to less than the voltage at the
first node cap_vdd 40, thefirst transistor 38 prevents reverse current from thefirst node cap_vdd 40 to VDD. The voltage at thefirst node cap_vdd 40 is maintained by thecapacitor 42. If VDD drops below the voltage at thefirst node cap_vdd 40 by more than the threshold voltage Vt2 of thesecond transistor 44, then thesecond transistor 44 is activated to pull the voltage at the second node (gate) 48 towards the voltage at thefirst node cap_vdd 40. Additionally, thethird transistor 46 is kept very weak to reduce current flow to VSS and to enable sufficient charging of the second node (gate) 48. As the voltage at the second node (gate) 48 is pulled towards the voltage at thefirst node cap_vdd 40, thelow output out_low 54 is pulled low and thehigh output out_high 56 is pulled high to generate a pair of reset signals to the POR circuit in the chip. -
FIG. 5 is a circuit diagram of a brown out orvoltage level detector 57 having additional output nodes in accordance with one embodiment of the present invention. Thevoltage level detector 57 is similar to thevoltage level 36 described inFIG. 4 except that afirst transistor 38′ has its gate connected to its drain. To support additional output nodes, thevoltage level detector 57 also includes asixth transistor 58 and aseventh transistor 60. Thesixth transistor 58 has a source connected to VSS and a gate connected to thesecond node gate 48. Theseventh transistor 60 has a source connected to thefirst node cap_vdd 40 and a gate connected to VDD. Thesixth transistor 58 andseventh transistor 60 also have drains connected to a low output (out_low_n) 62 and a high output (out_high_n) 64, respectively. - These
additional outputs voltage detector 57, additional transistors may be added to thevoltage detector 57 and used to generate the desired signals. However, if extra transistors are used, the value of thecapacitor 42 must be high enough to support the extra outputs. -
FIG. 6 illustrates a brown out orvoltage level detector 65 connected to a typical POR circuit 66 in accordance with one embodiment of the present invention.FIGS. 7 and 8 are timing diagrams 68 and 70 illustrating various voltages of the POR circuit 66 during a brown out in accordance with one embodiment of the invention. The timing diagram 68 tracks the voltages of VDD, latch output (latch_out) 72, POR circuit output (por_out_b) 74, detector enable node (det_en) 76, and detector output node (det_out) 78 during a brown out having a VDD ramp down rate of 1 μs. The timing diagram 70 tracks the same voltages during a brown out having a VDD ramp down rate of 25 ms. - In both cases, when the chip is first powered up, the voltage at
det_out 78 remains low. As VDD ramps up to its normal voltage, it will cross a de-assertion voltage, which is the voltage at which the circuit recognizes that it may be safely operated. When it crosses the de-assertion voltage, the voltages atdet_out 78, and subsequently atlatch_out 72 andpor_out_b 74 go high to switch the state of the reset signal and enable normal operation. With the connections as shown inFIG. 6 , when a brown out occurs, thevoltage detector 65 pulls down the voltage atlatch_out 72, resulting in the voltage atpor_out_b 74 going low. When the voltage atpor_out_b 74 is low, the chip is reset by the POR circuit 66 to avoid malfunctioning. When supply ramps up after the brown out event, the POR circuit 66 output switches state after the supply passes the de-assertion voltage to prepare the chip to resume operation from a known state. -
FIG. 9 is a flow chart of amethod 90 for generating a reset signal during a brown out in accordance with one embodiment of the present invention. Themethod 90 begins when a first voltage (VDD) is detected atstep 92. To prevent the consumption of any power during normal operation, VDD is not connected to ground (VSS). Atstep 94, it is determined whether the first voltage has dropped below a detection threshold voltage. In one embodiment of the invention, the detection threshold is less than about 75% of the first voltage when the first voltage is full. If the first voltage is above the detection threshold voltage, then themethod 90 returns to step 92 and continues to detect VDD. If the first voltage has dropped to less than the detection threshold voltage, this indicates that a brown out is occurring and a reset signal to reset the semiconductor chip is generated atstep 96. In one embodiment of the invention, the first voltage is about 1.2V when the first voltage is full and the detection threshold voltage less than about 0.9V. During Dynamic Voltage Frequency Scaling (DVFS), the first voltage is about 1.4V. - One advantage of the present invention is that it does not consume any current when supply voltage levels of the electronic device are at normal levels. This power saving feature is particularly important in portable devices that are dependent on limited battery life. Another advantage of the present invention is that it is adapted to work with devices that use applications, such as DVFS and Deep Sleep Mode (DSM), both of which may dramatically alter VDD during normal operation. More specifically, the present invention is able to differentiate between these applications, which intentionally change the voltage of the device, and actual brown outs to avoid accidentally resetting the device. For example, if the supply voltage of a device is 1.2V, then VDD may rise to 1.4V during DVFS and drop to 0.9V during DSM.
- Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention. Furthermore, certain terminology has been used for the purposes of descriptive clarity, and not to limit the present invention. The embodiments and preferred features described above should be considered exemplary, with the invention being defined by the appended claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/487,641 US20080012603A1 (en) | 2006-07-17 | 2006-07-17 | Brown out detector |
US11/855,153 US7525353B2 (en) | 2005-07-18 | 2007-09-14 | Brown out detector |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/487,641 US20080012603A1 (en) | 2006-07-17 | 2006-07-17 | Brown out detector |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/855,153 Division US7525353B2 (en) | 2005-07-18 | 2007-09-14 | Brown out detector |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080012603A1 true US20080012603A1 (en) | 2008-01-17 |
Family
ID=38948655
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/487,641 Abandoned US20080012603A1 (en) | 2005-07-18 | 2006-07-17 | Brown out detector |
US11/855,153 Expired - Fee Related US7525353B2 (en) | 2005-07-18 | 2007-09-14 | Brown out detector |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/855,153 Expired - Fee Related US7525353B2 (en) | 2005-07-18 | 2007-09-14 | Brown out detector |
Country Status (1)
Country | Link |
---|---|
US (2) | US20080012603A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8803580B2 (en) * | 2011-06-21 | 2014-08-12 | Southeast University | Power-on-reset (POR) circuit with zero steady-state current consumption and stable pull-up voltage |
US8918657B2 (en) | 2008-09-08 | 2014-12-23 | Virginia Tech Intellectual Properties | Systems, devices, and/or methods for managing energy usage |
US10090025B2 (en) | 2016-10-13 | 2018-10-02 | Cisco Technology, Inc. | Discharging electric charge in integrated circuit unless in-specification condition(s) detected |
EP3783371A4 (en) * | 2019-06-24 | 2021-04-28 | Shenzhen Goodix Technology Co., Ltd. | Glitch signal detection circuit, security chip, and electronic apparatus |
US11763037B2 (en) | 2019-06-24 | 2023-09-19 | Shenzhen GOODIX Technology Co., Ltd. | Power glitch signal detection circuit, security chip and electronic apparatus |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080303556A1 (en) * | 2007-06-08 | 2008-12-11 | Uladzimir Fomin | Power supply ground crossing detection circuit |
US8633743B2 (en) | 2009-10-15 | 2014-01-21 | Silicon Laboratories Norway As | Low power brown out detector |
US8228100B2 (en) * | 2010-01-26 | 2012-07-24 | Freescale Semiconductor, Inc. | Data processing system having brown-out detection circuit |
US8330526B2 (en) | 2010-07-15 | 2012-12-11 | Freescale Semiconductor, Inc. | Low voltage detector |
US8253453B2 (en) | 2010-10-28 | 2012-08-28 | Freescale Semiconductor, Inc. | Brown-out detection circuit |
FR2979173B1 (en) * | 2011-08-19 | 2013-08-16 | St Microelectronics Grenoble 2 | LOW VOLTAGE ANALOG SWITCH |
US9047932B1 (en) | 2014-03-21 | 2015-06-02 | Western Digital Technologies, Inc. | Data storage device adjusting a power loss threshold based on samples of supply voltage |
US9141177B1 (en) | 2014-03-21 | 2015-09-22 | Western Digital Technologies, Inc. | Data storage device employing glitch compensation for power loss detection |
US10386913B2 (en) * | 2016-04-01 | 2019-08-20 | Platina Systems Corporation | Priority based power-off during partial power loss |
US10050618B1 (en) | 2017-04-13 | 2018-08-14 | Nxp Usa, Inc. | Reset management circuit and method therefor |
US10956832B2 (en) | 2018-06-22 | 2021-03-23 | Platina Systems Corporation | Training a data center hardware instance network |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4260907A (en) * | 1979-06-12 | 1981-04-07 | Telex Computer Products, Inc. | Power-on-reset circuit with power fail detection |
US5606511A (en) * | 1995-01-05 | 1997-02-25 | Microchip Technology Incorporated | Microcontroller with brownout detection |
US5703510A (en) * | 1996-02-28 | 1997-12-30 | Mitsubishi Denki Kabushiki Kaisha | Power on reset circuit for generating reset signal at power on |
US5831460A (en) * | 1997-02-26 | 1998-11-03 | Xilinx, Inc. | Power-on reset circuit with separate power-up and brown-out trigger levels |
US5859768A (en) * | 1997-06-04 | 1999-01-12 | Motorola, Inc. | Power conversion integrated circuit and method for programming |
US6104220A (en) * | 1998-01-20 | 2000-08-15 | Vlsi Technology, Inc. | Low power undervoltage detector with power down mode |
US6515523B1 (en) * | 2001-05-23 | 2003-02-04 | National Semiconductor Corporation | Method and apparatus for generating a power-on reset with an adjustable falling edge for power management |
US6972988B1 (en) * | 2003-08-08 | 2005-12-06 | Micron Technology, Inc. | State save-on-power-down using GMR non-volatile elements |
US7221199B2 (en) * | 2003-12-24 | 2007-05-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Circuit and method for generating level-triggered power up reset signal |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4591745A (en) * | 1984-01-16 | 1986-05-27 | Itt Corporation | Power-on reset pulse generator |
DE69217209T2 (en) * | 1992-06-26 | 1997-05-15 | Sgs Thomson Microelectronics | Power-on reset circuit with low quiescent current consumption |
EP0665648A1 (en) * | 1994-01-31 | 1995-08-02 | STMicroelectronics S.r.l. | Circuit for recovering initial condictions when starting-up an integrated circuit device |
JP3299032B2 (en) * | 1994-05-17 | 2002-07-08 | 松下電器産業株式会社 | Initial value setting circuit |
US5917255A (en) * | 1998-01-20 | 1999-06-29 | Vlsi Technology, Inc. | Power-on-reset circuit having reduced size charging capacitor |
US7057427B2 (en) | 2004-07-15 | 2006-06-06 | Freescale Semiconductor, Inc | Power on reset circuit |
-
2006
- 2006-07-17 US US11/487,641 patent/US20080012603A1/en not_active Abandoned
-
2007
- 2007-09-14 US US11/855,153 patent/US7525353B2/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4260907A (en) * | 1979-06-12 | 1981-04-07 | Telex Computer Products, Inc. | Power-on-reset circuit with power fail detection |
US5606511A (en) * | 1995-01-05 | 1997-02-25 | Microchip Technology Incorporated | Microcontroller with brownout detection |
US5703510A (en) * | 1996-02-28 | 1997-12-30 | Mitsubishi Denki Kabushiki Kaisha | Power on reset circuit for generating reset signal at power on |
US5831460A (en) * | 1997-02-26 | 1998-11-03 | Xilinx, Inc. | Power-on reset circuit with separate power-up and brown-out trigger levels |
US5859768A (en) * | 1997-06-04 | 1999-01-12 | Motorola, Inc. | Power conversion integrated circuit and method for programming |
US6104220A (en) * | 1998-01-20 | 2000-08-15 | Vlsi Technology, Inc. | Low power undervoltage detector with power down mode |
US6515523B1 (en) * | 2001-05-23 | 2003-02-04 | National Semiconductor Corporation | Method and apparatus for generating a power-on reset with an adjustable falling edge for power management |
US6972988B1 (en) * | 2003-08-08 | 2005-12-06 | Micron Technology, Inc. | State save-on-power-down using GMR non-volatile elements |
US7221199B2 (en) * | 2003-12-24 | 2007-05-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Circuit and method for generating level-triggered power up reset signal |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8918657B2 (en) | 2008-09-08 | 2014-12-23 | Virginia Tech Intellectual Properties | Systems, devices, and/or methods for managing energy usage |
US8803580B2 (en) * | 2011-06-21 | 2014-08-12 | Southeast University | Power-on-reset (POR) circuit with zero steady-state current consumption and stable pull-up voltage |
US10090025B2 (en) | 2016-10-13 | 2018-10-02 | Cisco Technology, Inc. | Discharging electric charge in integrated circuit unless in-specification condition(s) detected |
EP3783371A4 (en) * | 2019-06-24 | 2021-04-28 | Shenzhen Goodix Technology Co., Ltd. | Glitch signal detection circuit, security chip, and electronic apparatus |
US11609277B2 (en) | 2019-06-24 | 2023-03-21 | Shenzhen GOODIX Technology Co., Ltd. | Power glitch signal detection circuit and security chip |
US11763037B2 (en) | 2019-06-24 | 2023-09-19 | Shenzhen GOODIX Technology Co., Ltd. | Power glitch signal detection circuit, security chip and electronic apparatus |
Also Published As
Publication number | Publication date |
---|---|
US20080018368A1 (en) | 2008-01-24 |
US7525353B2 (en) | 2009-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7525353B2 (en) | Brown out detector | |
US7383138B2 (en) | Semiconductor device | |
US10090833B2 (en) | Low power reset circuit | |
US9728232B2 (en) | System and method for automatic detection of power up for a dual-rail circuit | |
US6052006A (en) | Current mirror triggered power-on-reset circuit | |
CN105703748B (en) | Method and apparatus for an under-voltage detector | |
US6181173B1 (en) | Power-on reset circuit | |
US20230135657A1 (en) | Power management circuit and method for integrated circuit having multiple power domains | |
US10839921B2 (en) | Circuits for bleeding supply voltage from a device in a power down state | |
US10191527B2 (en) | Brown-out detector | |
US8138764B2 (en) | Test circuit for monitoring a bandgap circuit | |
US10802079B2 (en) | System and method for bidirectional current sense circuits | |
CN107210296B (en) | Self-sensing reverse current protection switch | |
US5686848A (en) | Power-up/power-down reset circuit for low voltage interval | |
TWI757597B (en) | A low quiescent current power on reset circuit | |
US8564332B2 (en) | Automatic clock-activity based chip/IO ring design—a novel architecture to reduce standby consumption | |
US11641160B1 (en) | Power providing circuit and power providing method thereof | |
JP5971604B2 (en) | Voltage detection circuit | |
JP5145436B2 (en) | Semiconductor device | |
KR20020002542A (en) | Power on reset circuit | |
JP2007171133A (en) | Power source monitoring circuit | |
KR20080099461A (en) | Power-up signal generator | |
JP2003283317A (en) | Semiconductor circuit and power-on-reset unit | |
KR20020017302A (en) | Power up circuit of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WADHWA, SANJAY KUMAR;SIDDHARTHA GK;REEL/FRAME:018062/0869 Effective date: 20050715 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |